ABSOLUTE MAXIMUM RATINGS

V _{CC} to _GND0.5V to +4.0V
Any Ground to Any Ground0.5V to +0.5V
OUT+, OUT-, CMF to LVDSGND0.5V to +4.0V
OUT+, OUT- Short Circuit to LVDSGND
or VCCLVDSContinuous
OUT+, OUT- Short Through 0.125µF (or smaller),
25V Series Capacitor0.5V to +16V
RGB_IN[17:0], CNTL_IN[8:0], DE_IN,
RNG0, RNG1, PRE, PCLK_IN,
PWRDWN to GND0.5V to (VCCIN + 0.5V)
Continuous Power Dissipation (T _A = +70°C)
48-Lead LQFP (derate 20.8mW/°C above +70°C)1666.7mW
ESD Protection
Machine Model ($R_D = 0\Omega$, $C_S = 200pF$)

All Pins to GND±20	VOC
Human Body Model (R _D = 1.5k Ω , C _S = 100pF) All Pins to GND±3 ISO 10605 (R _D = 2k Ω , C _S = 330pF)	3kV
Contact Discharge (OUT+, OUT-) to LVDSGND±10	
Air-Gap Discharge (OUT+, OUT-) to LVDSGND ± 30 IEC 61000-4-2 (R _D = 330 Ω , C _S = 150pF))kV
Contact Discharge (OUT+, OUT-) to LVDSGND±10	
Air-Gap Discharge (OUT+, OUT-) to LVDSGND±15 Storage Temperature Range65°C to +150 Junction Temperature+150	Э°С
Lead Temperature (soldering, 10s)+300 Soldering Temperature (reflow)+260	Э°С

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC_{-}} = +3.0 \text{V to } +3.6 \text{V}, R_{L} = 100\Omega \pm 1\%, \overline{PWRDWN} = \text{high, PRE} = \text{low, T}_{A} = -40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $V_{CC_{-}} = +3.3 \text{V}, T_{A} = +25^{\circ}\text{C}.)$ (Notes 1, 2)

PARAMETER	SYMBOL	CO	CONDITIONS				MAX	UNITS
SINGLE-ENDED INPUTS (RGB	_IN[17:0], C	NTL_IN[8:0], DE	_IN, PCLK	_IN, PWRDWN,	RNG_, PRE)			
High Loyal Input Valtage	Viii	$V_{CCIN} = 1.71V to$	o < 3V (No	te 3)	0.65 x V _{CCIN}	V	CCIN + 0.3	V
High-Level Input Voltage	VIH	$V_{CCIN} = 3.0V$ to	3.6V		2	0	.3 + V _{CCIN}	V
Low-Level Input Voltage	VIL	$V_{CCIN} = 1.71V to$	o < 3V (No	te 3)	-0.3	0	.3 x V _{CCIN}	V
Low-Level Input Voltage	V IL	$V_{CCIN} = 3.0V$ to	3.6V		-0.3		+0.8	V
Input Current I _{IN}		VCCIN = 1.71V to 3.6V, PWRDWN = high or low	V _{IN} = -0.3 (MAX924) V _{IN} = -0. (MAX924)	17ECM), 15V to 0V	-100		+20	μΑ
		riigii or low	$V_{IN} = 0V t$	to (V _{CCIN} + 0.3V)	-20		+20	
Input Clamp Voltage	V _{CL}	I _{CL} = -18mA					-1.5	V
LVDS OUTPUTS (OUT+, OUT-)								
Differential Output Voltage	V _{OD}	Figure 1			250	335	450	mV
Change in V _{OD} Between Complementary Output States	ΔV _{OD}	Figure 1					20	mV
Common-Mode Voltage	Vos	Figure 1			1.125	1.29	1.475	V
Change in VOS Between Complementary Output States	ΔV _{OS}	Figure 1					20	mV
Output Short-Circuit Current	Ios	V _{OUT+} or V _{OUT-}	= 0V or 3.0	6V	-15	±8	+15	mA
Magnitude of Differential Output Short-Circuit Current	losp	V _{OD} = 0V				5.5	15	mA
Output High-Impedance Current	loz	PWRDWN = low or V _{CC} _ = 0V		V _{OUT+} = 0V, V _{OUT-} = 3.6V V _{OUT+} = 3.6V, V _{OUT-} = 0V	-1		+1	μА

DC ELECTRICAL CHARACTERISTICS (continued)

 $(\text{VCC}_- = +3.0 \text{V to } +3.6 \text{V}, \, \text{R}_L = 100 \Omega \, \pm 1\%, \, \overline{\text{PWRDWN}} = \text{high, PRE} = \text{low, TA} = -40 ^{\circ}\text{C} \, \, \text{to } +105 ^{\circ}\text{C}, \, \, \text{unless otherwise noted.}$ Typical values are at V_{CC}_ = +3.3 V, T_A = +25 ^{\circ}\text{C}.) (Notes 1, 2)

PARAMETER	SYMBOL	CONDI	TIONS		MIN	TYP	MAX	UNITS	
Differential Output Resistance	R _O				78	110	147	Ω	
			2.5MHz	PRE = 0		15	25		
			2.5101112	PRE = 1			27		
			5MHz	PRE = 0		18	25		
			SIVITZ	PRE = 1			27		
		$R_L = 100\Omega \pm 1\%$, $C_L = 5pF$, continuous 10 transition words	10MHz	PRE = 0		23	28	mA	
Worst-Case Supply Current	lagur		TOIVIE	PRE = 1			30		
	Iccw			001411-	PRE = 0		33	39	IIIA
			20MHz	PRE = 1			42		
			OF MILE	PRE = 0		50	65		
			35MHz	PRE = 1			69		
			40041.1-	PRE = 0		60	70		
			42MHz	PRE = 1			75		
Power-Down Supply Current	ICCZ	(Note 4)					50	μΑ	

AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +3.0V \text{ to } +3.6V, R_L = 100\Omega \pm 1\%, C_L = 5pF, \overline{PWRDWN} = high, PRE = low, T_A = -40^{\circ}C \text{ to } +105^{\circ}C, unless otherwise noted. Typical values are at <math>V_{CC} = +3.3V, T_A = +25^{\circ}C.$) (Note 3)

PARAMETER	SYMBOL	CONDI	ITIONS		MIN	TYP	MAX	UNITS
PCLK_IN TIMING REQUIREMENT	s							•
Clock Period	+	Figure 0	MAX9247	'ECM	23.8		400.0	200
Clock Period	t⊤	Figure 2	MAX9247	'GCM	28.6		400.0	ns
Clask Fragues av	f	MAX9247ECM			2.5		42.0	NAL I-
Clock Frequency	fCLK	MAX9247GCM			2.5		35.0	MHz
Clock Frequency Difference from Deserializer Reference Clock	Δf _{CLK}				-2		+2	%
Clock Duty Cycle	DC	t _{HIGH} /t _T or t _{LOW} /t _T ,	Figure 2		35	50	65	%
Clock Transition Time	t _R , t _F	Figure 2					2.5	ns
SWITCHING CHARACTERISTICS								
Output Dies Tiese		20% to 80%,	PF	RE = low		280	370	
Output Rise Time	^t RISE	V _{OD} ≥ 250mV, Figu	re 3 PF	RE = high		240	320	ps
Outrout Fall Times	4	80% to 20%,	PF	RE = low		280	370	
Output Fall Time	tfall	V _{OD} ≥ 250mV, Figu	re 3 PF	RE = high		240	320	ps
Input Setup Time	tset	Figure 4			3			ns
Input Hold Time	tHOLD	Figure 4	•	·	3		•	ns

AC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC_{-}} = +3.0V \text{ to } +3.6V, R_{L} = 100\Omega \pm 1\%, C_{L} = 5pF, \overline{PWRDWN} = high, PRE = low, T_{A} = -40^{\circ}C \text{ to } +105^{\circ}C, unless otherwise noted.}$ Typical values are at $V_{CC_{-}} = +3.3V, T_{A} = +25^{\circ}C.$) (Note 3)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Serializer Delay	tsD	Figure 5	3.10 x t _T + 2.0		3.10 x t _T + 8.0	ns
PLL Lock Time	tLOCK	Figure 6			17,100 x t _T	ns
Power-Down Delay	t _{PD}	Figure 7			1	μs
Peak-to-Peak Output Jitter	tJITT	Measured with PRBS input pattern at 840Mbps data rate			150	ps
Peak-to-Peak Output Offset	Maria	840Mbps data rate, CMF open, Figure 8		22	70	
Voltage	VOS(P-P)	840Mbps data rate, CMF 0.1µF to ground, Figure 8		12	50	mV

- Note 1: Current into a pin is defined as positive. Current out of a pin is defined as negative. All voltages are referenced to ground, except Vop. ΔVop. and ΔVos.
- **Note 2:** Maximum and minimum limits over temperature are guaranteed by design and characterization. Devices are production tested at T_A = +25°C.
- Note 3: Parameters are guaranteed by design and characterization and are not production tested. Limits are set at ±6 sigma.
- Note 4: All LVTTL/LVCMOS inputs, except PWRDWN at ≤ 0.3V or ≥ V_{CCIN} 0.3V. PWRDWN is ≤ 0.3V.


4 _________//I/XI/VI

Typical Operating Characteristics

 $(V_{CC} = +3.3V, R_L = 100\Omega, T_A = +25^{\circ}C, unless otherwise noted.)$




EYE DIAGRAM WITHOUT PREEMPHASIS




FREQUENCY (MHz)


EYE DIAGRAM WITH PREEMPHASIS







CABLE LENGTH vs. Frequency bit-error rate < 10⁻⁹




Pin Description

PIN	NAME	FUNCTION
1, 13, 37	GND	Input Buffer Supply and Digital Supply Ground
2	VCCIN	Input Buffer Supply Voltage. Bypass to GND with 0.1µF and 0.001µF capacitors in parallel as close to the device as possible, with the smallest value capacitor closest to the supply pin.
3–10, 39–48	RGB_IN10- RGB_IN17, RGB_IN0- RGB_IN9	LVTTL/LVCMOS Red, Green, and Blue Digital Video Data Inputs. Eighteen data bits are loaded into the input latch on the rising edge of PCLK_IN when DE_IN is high. Internally pulled down to GND.
11, 12, 15–21	CNTL_INO, CNTL_IN1, CNTL_IN2- CNTL_IN8	LVTTL/LVCMOS Control Data Inputs. Control data are latched on the rising edge of PCLK_IN when DE_IN is low. Internally pulled down to GND.
14, 38	V _C C	Digital Supply Voltage. Bypass to GND with 0.1µF and 0.001µF capacitors in parallel as close to the device as possible, with the smallest value capacitor closest to the supply pin.
22	DE_IN	LVTTL/LVCMOS Data-Enable Input. Logic-high selects RGB_IN[17:0] to be latched. Logic-low selects CNTL_IN[8:0] to be latched. DE_IN must be switching for proper operation. Internally pulled down to GND.
23	PCLK_IN	LVTTL/LVCMOS Parallel Clock Input. Latches data and control inputs and provides the PLL reference clock. Internally pulled down to GND.
24	I.C.	Internally Connected. Leave unconnected for normal operation.
25	PRE	Preemphasis Enable Input. Drive PRE high to enable preemphasis.
26	PLLGND	PLL Supply Ground
27	VCCPLL	PLL Supply Voltage. Bypass to PLLGND with 0.1µF and 0.001µF capacitors in parallel as close to the device as possible, with the smallest value capacitor closest to the supply pin.
28	PWRDWN	LVTTL/LVCMOS Power-Down Input. Internally pulled down to GND.
29	CMF	Common-Mode Filter. Optionally connect a capacitor between CMF and LVDSGND to filter common-mode switching noise.
30, 31	LVDSGND	LVDS Supply Ground
32	OUT-	Inverting LVDS Serial-Data Output
33	OUT+	Noninverting LVDS Serial-Data Output
34	VCCLVDS	LVDS Supply Voltage. Bypass to LVDSGND with 0.1µF and 0.001µF capacitors in parallel as close to the device as possible, with the smallest value capacitor closest to the supply pin.
35	RNG1	LVTTL/LVCMOS Frequency Range Select Input. Set to the frequency range that includes the PCLK_IN frequency as shown in Table 3. Internally pulled down to GND.
36	RNG0	LVTTL/LVCMOS Frequency Range Select Input. Set to the frequency range that includes the PCLK_IN frequency as shown in Table 3. Internally pulled down to GND.

6 _______ /N/XI/M

Functional Diagram






Figure 1. LVDS DC Output Load and Parameters




Figure 2. Parallel Clock Requirements




Figure 3. Output Rise and Fall Times




Figure 4. Synchronous Input Timing

3 ______*NIXIN*




Figure 5. Serializer Delay




Figure 6. PLL Lock Time




Figure 7. Power-Down Delay




Figure 8. Peak-to-Peak Output Offset Voltage

Detailed Description

The MAX9247 DC-balanced serializer operates at a 2.5MHz-to-42MHz parallel clock frequency, serializing 18 bits of parallel video data RGB_IN[17:0] when the data-enable input DE_IN is high, or 9 bits of parallel control data CNTL_IN[8:0] when DE_IN is low. The RGB video input data are encoded using 2 overhead bits, EN0 and EN1, resulting in a serial word length of 20 bits (see Table 1). Control inputs are mapped to 19 bits and encoded with 1 overhead bit, EN0, also resulting in a 20-bit serial word. Encoding reduces EMI and

maintains DC balance across the serial cable. Two transition words, which contain a unique bit sequence, are inserted at the transition boundaries of video-to-control and control-to-video phases.

Control data inputs C0 to C4 are mapped to 3 bits each in the serial control word (see Table 2). At the deserializer, 2 or 3 bits at the same state determine the state of the recovered bit, providing single-bit-error tolerance for C0 to C4. Control data that may be visible if an error occurs, such as VSYNC and HSYNC, can be connected to these inputs. Control data inputs C5 to C8 are mapped to 1 bit each.

Table 1. Serial Video Phase Word Format

\cap	1	2	7	1	5	6	7	Ω	a	10	11	12	13	14	15	16	17	12	19
1 0		_	0	-	5	U	,	O	9	10	1 1	12	10	14	10	10	17	10	19
EN0	FN1	20	C1	C O	63	C1	S5	S6	07	S8	S9	S10	C11	010	C12	S14	015	016	S17
		50	31	32	55	54	33	30	5/	30	39	310	511	312	313	J14	515	516	01/
1	1																		1 1

Bit 0 is the LSB and is serialized first. EN[1:0] are encoding bits. S[17:0] are encoded symbols.

Table 2. Serial Control Phase Word Format

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
ſ	EN0	C0	C0	C0	C1	C1	C1	C2	C2	C2	СЗ	C3	C3	C4	C4	C4	C5	C6	C7	C8

Bit 0 is the LSB and is serialized first. C[8:0] are the control inputs.




Figure 9. Transition Timing

Transition Timing

The transition words require interconnect bandwidth and displace control data. Therefore, control data is not sampled (see Figure 9):

- Two clock cycles before DE_IN goes high
- During the video phase
- Two clock cycles after DE_IN goes low

The last sampled control data are latched at the deserializer control data outputs during the transition and video phases. Video data are latched at the deserializer RGB data outputs during the transition and control phases.

_Applications Information

AC-Coupling Benefits

AC-coupling increases the common-mode voltage to the voltage rating of the capacitor. Two capacitors are sufficient for isolation, but four capacitors—two at the serializer output and two at the deserializer input—provide protection if either end of the cable is shorted to a high voltage. AC-coupling blocks low-frequency ground shifts and common-mode noise. The MAX9247 serializer can also be DC-coupled to the MAX9248/MAX9250 deserializers.

Figures 10 and 12 show an AC-coupled serializer and deserializer with two capacitors per link. Figures 11 and

13 show the AC-coupled serializer and deserializer with four capacitors per link.

Selection of AC-Coupling Capacitors

See Figure 14 for calculating the capacitor values for AC-coupling depending on the parallel clock frequency. The plot shows capacitor values for two- and four-capacitor-per-link systems. For applications using less than 18MHz clock frequency, use 0.1µF capacitors.

Frequency-Range Setting RNG[1:0]

The RNG[1:0] inputs select the operating frequency range of the MAX9247 serializer. An external clock within this range is required for operation. Table 3 shows the selectable frequency ranges and corresponding data rates for the MAX9247.

Table 3. Parallel Clock Frequency Range Select

RNG1	RNG0	PARALLEL CLOCK (MHz)	SERIAL-DATA RATE (Mbps)
0	0	2.5 to 5	50 to 100
0	1	5 to 10	100 to 200
1	0	10 to 20	200 to 400
1	1	20 to 42	400 to 840




Figure 10. AC-Coupled MAX9247 Serializer and MAX9250 Deserializer with Two Capacitors per Link




Figure 11. AC-Coupled MAX9247 Serializer and MAX9250 Deserializer with Four Capacitors per Link




Figure 12. AC-Coupled MAX9247 Serializer and MAX9248 Deserializer with Two Capacitors per Link




Figure 13. AC-Coupled MAX9247 Serializer and MAX9248 Deserializer with Four Capacitors per Link




Figure 14. AC-Coupling Capacitor Values vs. Clock Frequency of 18MHz to 42MHz

Termination

The MAX9247 has an integrated 100 Ω output-termination resistor. This resistor damps reflections from induced noise and mismatches between the transmission line impedance and termination resistors at the deserializer input. With $\overline{\text{PWRDWN}}$ = low or with the supply off, the output termination is switched out and the LVDS output is high impedance.

Common-Mode Filter

The integrated 100Ω output termination is made up of two 50Ω resistors in series. The junction of the resistors is connected to the CMF pin for connecting an optional common-mode filter capacitor. Connect the filter capacitor to ground close to the MAX9247 as shown in Figure 15. The capacitor shunts common-mode switching current to ground to reduce EMI.




Figure 15. Common-Mode Filter Capacitor Connection

LVDS Output Preemphasis (PRE)

The MAX9247 features a preemphasis mode where extra current is added to the output and causes the amplitude to increase by 40% to 50% at the transition point. Preemphasis helps to get a faster transition, better eye diagram, and improve signal integrity. See the *Typical Operating Characteristics*. The additional current is turned on for a short time (360ps, typ) during data transition, and then turned off. Enable preemphasis by driving PRE high.

Power-Down and Power-Off

Driving \overline{PWRDWN} low stops the PLL, switches out the integrated 100 Ω output termination, and puts the output in high impedance to ground and differential. With $\overline{PWRDWN} \leq 0.3V$ and all LVTTL/LVCMOS inputs $\leq 0.3V$ or $\geq VCCIN-0.3V$, supply current is reduced to $50\mu A$ or less. Driving \overline{PWRDWN} high starts PLL lock to PCLK_IN and switches in the 100Ω output termination resistor. The LVDS output is not driven until the PLL locks. The LVDS output is high impedance to ground and 100Ω differential. The 100Ω integrated termination pulls OUT+ and OUT- together while the PLL is locking so that VOD=0V. If VCC=0, the output resistor is switched out and the LVDS outputs are high impedance to ground and differential.

PLL Lock Time

The PLL lock time is set by an internal counter. The lock time is 17,100 PCLK_IN cycles. Power and clock should be stable to meet the lock-time specification.

Input Buffer Supply

The single-ended inputs (RGB_IN[17:0], CNTL_IN[8:0], DE_IN, RNG0, RNG1, PRE, PCLK_IN, and PWRDWN) are powered from VCCIN. VCCIN can be connected to a 1.71V to 3.6V supply, allowing logic inputs with a nominal swing of VCCIN. If no power is applied to VCCIN when power is applied to VCC, the inputs are disabled and PWRDWN is internally driven low, putting the device in the power-down state.

Power-Supply Sequencing of MAX9247 and MAX9248/MAX9250 Video Link

The MAX9247 and MAX9248/MAX9250 video link can be powered up in several ways. The best approach is to keep both MAX9247 and MAX9248 powered down while supplies are ramping up and PCLK_IN of the MAX9247 and REFCLK of the MAX9248/MAX9250 are stabilizing. After all of the power supplies of the MAX9247 and MAX9248/MAX9250 are stable, including PCLK_IN and REFCLK, do the following:

1) Power up the MAX9247 first

14 _______*NIXIN*

- Wait for at least t_{LOCK} of MAX9247 (or 17100 x t_T) to get activity on the link
- 3) Power up the MAX9248

Power-Supply Circuits and Bypassing

The MAX9247 has isolated on-chip power domains. The digital core supply (V_{CC}) and single-ended input supply (V_{CCIN}) are isolated but have a common ground (GND). The PLL has separate power and ground (V_{CCPLL} and PLLGND) and the LVDS input also has separate power and ground (V_{CCLVDS} and LVDSGND). The grounds are isolated by diode connections. Bypass each V_{CC}, V_{CCIN}, V_{CCPLL}, and V_{CCLVDS} pin with high-frequency, surface-mount ceramic 0.1µF and 0.001µF capacitors in parallel as close to the device as possible, with the smallest value capacitor closest to the supply pin.

LVDS Output

The LVDS output is a current source. The voltage swing is proportional to the termination resistance. The output is rated for a differential load of $100\Omega \pm 1\%$.

Cables and Connectors

Interconnect for LVDS typically has a differential impedance of 100Ω . Use cables and connectors that have matched differential impedance to minimize impedance discontinuities.




Figure 16. IEC 61000-4-2 Contact Discharge ESD Test Circuit




Figure 17. Human Body ESD Test Circuit

Twisted-pair and shielded twisted-pair cables offer superior signal quality compared to ribbon cable and tend to generate less EMI due to magnetic field canceling effects. Balanced cables pick up noise as common mode, which is rejected by the LVDS receiver.

Board Layout

Separate the LVTTL/LVCMOS inputs and LVDS output to prevent crosstalk. A four-layer PCB with separate layers for power, ground, and signals is recommended.

ESD Protection

The MAX9247 ESD tolerance is rated for IEC 61000-4-2, Human Body Model, Machine Model, and ISO 10605 standards. IEC 61000-4-2 and ISO 10605 specify ESD tolerance for electronic systems. The IEC 61000-4-2 discharge components are Cs = 150pF and Rp = 330Ω (Figure 16). For IEC 61000-4-2, the LVDS outputs are rated for ±8kV Contact Discharge and ±15kV Air-Gap Discharge. The Human Body Model discharge components are Cs = 100pF and RD = $1.5k\Omega$ (Figure 17). For the Human Body Model, all pins are rated for ±3kV Contact Discharge. The ISO 10605 discharge components are Cs = 330pF and Rp = $2k\Omega$ (Figure 18). For ISO 10605, the LVDS outputs are rated for ±10kV contact and ±30kV air discharge. The Machine Model discharge components are Cs = 200pF and $R_D = 0\Omega$ (Figure 19).




Figure 18. ISO 10605 Contact Discharge ESD Test Circuit




Figure 19. Machine Model ESD Test Circuit

_Chip Information

_Package Information

PROCESS: CMOS

For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
48 LQFP	C48+5	21-0054	90-0093

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
2	5/08	Corrected LQFP package, added +105°C part, changed temperature limits for +105°C rated part, and added Machine Model ESD text and diagram	1–6, 15–19
3	4/09	Added /V parts in the <i>Ordering Information</i> table and added new <i>Power-Supply Sequencing of MAX9247 and MAX9248/MAX9250 Video Link</i> section	1, 14
4	4/12	Corrected errors in Absolute Maximum Ratings and Pin Description sections	2, 6

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

17 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600