

MAX6369–MAX6374

Pin-Selectable Watchdog Timers

ABSOLUTE MAXIMUM RATINGS

Terminal Voltage (with respect to GND)

V _{CC}	-0.3V to +6V
WDI	-0.3V to +6V
WDO (Open Drain: MAX6369/71/73)	-0.3V to +6V
WDO (Push-Pull: MAX6370/72/74)	-0.3V to (V _{CC} + 0.3V)
SET0, SET1, SET2	-0.3V to (V _{CC} + 0.3V)
Maximum Current, Any Pin (input/output)	20mA

Continuous Power Dissipation (T_A = +70°C)

8-Pin SOT23 (derate 8.75mW/°C above +70°C)	700mW
Operating Temperature Range	-40°C to +125°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature	+150°C
V _{CC} Rise or Fall Rate	0.05V/μs
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	
Lead(Pb)-free	+260°C
Containing Lead (Pb)	+240°C

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{CC} = +2.5V to +5.5V, SET₊ = V_{CC} or GND, T_A = -40°C to +125°C, unless otherwise noted. Typical values are at T_A = +25°C and V_{CC} = +3V.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Operating Voltage Range	V _{CC}			2.5		5.5	V
Supply Current	I _{CC}	No load	T _A = -40°C to +85°C		8	20	μA
			T _A = -40°C to +125°C		10	22	
Input High Voltage	V _{IH}	WDI, SET0, SET1, SET2		0.8 × V _{CC}			V
Input Low Voltage	V _{IL}	WDI, SET0, SET1, SET2	V _{CC} ≥ 3.3V, T _A = -40°C to +85°C			0.8	V
			V _{CC} ≥ 3.3V, T _A = -40°C to +125°C			0.6	
			V _{CC} ≥ 2.5V, T _A = -40°C to +85°C			0.6	
			V _{CC} ≥ 2.5V, T _A = -40°C to +125°C			0.4	
Logic Input Current (Note 2)		V _{WDI} or V _{SET+} = 0V or V _{CC}			0	±10	nA
WDO Output Low Voltage	V _{OL}	I _{SINK} = 1.2mA, V _{CC} > 2.7V, watchdog output asserted				0.3	V
		I _{SINK} = 6mA, V _{CC} > 4.5V, watchdog output asserted				0.4	V
WDO Leakage Current	I _{LKG}	V _{WDO} = 0 to +5.5V, output deasserted, MAX6369/MAX6371/MAX6373				1	μA
WDO Output High Voltage	V _{OH}	I _{SOURCE} = 500μA, V _{CC} > 2.7V, watchdog output deasserted		0.8 × V _{CC}			V
		I _{SOURCE} = 800μA, V _{CC} > 4.5V, watchdog output deasserted		V _{CC} - 1.5			

MAX6369–MAX6374

Pin-Selectable Watchdog Timers

ELECTRICAL CHARACTERISTICS (continued)

(V_{CC} = +2.5V to +5.5V, SET_{-} = V_{CC} or GND, T_A = -40°C to +125°C, unless otherwise noted. Typical values are at T_A = +25°C and V_{CC} = +3V.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
MAX6369/MAX6370						
Startup Delay Period	tDELAY	VSET2 = 0V, VSET1 = 0V, VSET0 = 0V	1		3	ms
		VSET2 = 0V, VSET1 = 0,V SET0 = VCC	10		30	
		VSET2 = 0V, SET1 = VCC, VSET0 = 0V	30		90	
		VSET2 = 0V, SET1 = VCC, SET0 = VCC	Watchdog Disabled			
		SET2 = VCC, VSET1 = 0V, VSET0 = 0V	100		300	ms
		SET2 = VCC, VSET1 = 0V, SET0 = VCC	1		3	s
		SET2 = VCC, SET1 = VCC, VSET0 = 0V	10		30	
		SET2 = VCC, SET1 = VCC, SET0 = VCC	60		180	
Watchdog Timeout Period	tWD	VSET2 = 0V, VSET1 = 0V, VSET0 = 0V	1		3	ms
		VSET2 = 0V, VSET1 = 0V, SET0 = VCC	10		30	
		VSET2 = 0V, SET1 = VCC, VSET0 = 0V	30		90	
		VSET2 = 0V, SET1 = VCC, SET0 = VCC	Watchdog Disabled			
		SET2 = VCC, VSET1 = 0V, VSET0 = 0V	100		300	ms
		SET2 = VCC, VSET1 = 0V, SET0 = VCC	1		3	s
		SET2 = VCC, SET1 = VCC, VSET0 = 0V	10		30	
		SET2 = VCC, SET1 = VCC, SET0 = VCC	60		180	
MAX6371/MAX6372						
Startup Delay Period	tDELAY	VSET2 = 0V, SET1 = VCC, SET0 = VCC	Watchdog Disabled			
		All other SET_ conditions	60		180	s
Watchdog Time-Out Period	tWD	VSET2 = 0V, VSET1 = 0V, VSET0 = 0V	1		3	ms
		VSET2 = 0V, VSET1 = 0V, SET0 = VCC	3		9	
		VSET2 = 0V, SET1 = VCC, VSET0 = 0V	10		30	
		VSET2 = 0V, SET1 = VCC, SET0 = VCC	Watchdog Disabled			
		SET2 = VCC, VSET1 = 0V, VSET0 = 0V	100		300	ms
		SET2 = VCC, VSET1 = 0V, SET0 = VCC	300		900	
		SET2 = VCC, SET1 = VCC, VSET0 = 0V	3		9	s
		SET2 = VCC, SET1 = VCC, SET0 = VCC	60		180	
MAX6373/MAX6374						
Startup Delay Period	tDELAY	VSET2 = 0V, VSET1 = 0V, VSET0 = 0V	3		9	ms
		VSET2 = 0V, VSET1 = 0V, SET0 = VCC	3		9	s
		VSET2 = 0V, SET1 = VCC, VSET0 = 0V	60		180	
		SET2 = 0V, SET1 = VCC, SET0 = VCC	Watchdog Disabled			
		SET2 = VCC, VSET1 = 0V, VSET0 = 0V	200		600	μs
		SET2 = VCC, VSET1 = 0V, SET0 = VCC	First Edge (Note 3)			
		SET2 = VCC, SET1 = VCC, VSET0 = 0V	First Edge (Note 3)			
		SET2 = VCC, SET1 = VCC, SET0 = VCC	60		180	s

MAX6369–MAX6374

Pin-Selectable Watchdog Timers

ELECTRICAL CHARACTERISTICS (continued)

($V_{CC} = +2.5V$ to $+5.5V$, $SET_- = V_{CC}$ or GND, $T_A = -40^\circ C$ to $+125^\circ C$, unless otherwise noted. Typical values are at $T_A = +25^\circ C$ and $V_{CC} = +3V$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Watchdog Timeout Period	t_{WD}	$V_{SET2} = 0V, V_{SET1} = 0V, V_{SET0} = 0V$	3		9	ms
		$V_{SET2} = 0V, V_{SET1} = 0V, SET0 = V_{CC}$	3		9	s
		$V_{SET2} = 0V, SET1 = V_{CC}, V_{SET0} = 0V$	1		3	
		$V_{SET2} = 0V, SET1 = V_{CC}, SET0 = V_{CC}$	Watchdog Disabled			
		$SET2 = V_{CC}, V_{SET1} = 0V, V_{SET0} = 0V$	30		90	μs
		$SET2 = V_{CC}, V_{SET1} = 0V, SET0 = V_{CC}$	1		3	s
		$SET2 = V_{CC}, SET1 = V_{CC}, V_{SET0} = 0V$	10		30	
		$SET2 = V_{CC}, SET1 = V_{CC}, SET0 = V_{CC}$	10		30	
Watchdog Input Pulse Width (Note 2)	t_{WDI}	After \overline{WDO} deasserted	100			ns
Watchdog Output Pulse Width	t_{WDO}	MAX6369/MAX6371/MAX6373	100		300	ms
		MAX6370/MAX6372/MAX6374	1		3	ms
Internal Setup Time (Note 4)	t_{SETUP}	After \overline{WDO} deasserted	100		300	ms

Note 1: Production tested at $T_A = +25^\circ C$. Guaranteed by design over temperature limits.



Note 2: Guaranteed by design.

Note 3: In this setting the watchdog timer is inactive and startup delay ends when WDI sees its first level transition. See the *Selecting Device Timing* section for more information.

Note 4: After power-up, or a setting change, there is an internal setup time during which WDI is ignored.

Typical Operating Characteristics

(Circuit of Figure 1, $T_A = +25^\circ C$, unless otherwise noted.)



MAX6369–MAX6374

Pin-Selectable Watchdog Timers

Pin Description

PIN	NAME	FUNCTION
1	WDI	Watchdog Input. If WDI remains either high or low for the duration of the watchdog timeout period (t_{WD}), \overline{WDO} triggers a pulse. The internal watchdog timer clears whenever a \overline{WDO} is asserted or whenever WDI sees a rising or falling edge.
2	GND	Ground
3	N.C.	Not Connected. Do not make any connection to this pin.
4	SET0	Set Zero. Logic input for selecting startup delay and watchdog timeout periods. See Table 1 for timing details.
5	SET1	Set One. Logic input for selecting startup delay and watchdog timeout periods. See Table 1 for timing details.
6	SET2	Set Two. Logic input for selecting startup delay and watchdog timeout periods. See Table 1 for timing details.
7	\overline{WDO}	Watchdog Output. Pulses low for the watchdog output pulse width, $t_{\overline{WDO}}$, when the internal watchdog times out. The MAX6369/MAX6371/MAX6373 have open-drain outputs and require a pull-up resistor. The MAX6370/MAX6372/MAX6374 outputs are push-pull.
8	VCC	Supply Voltage (+2.5V to +5.5V)

Table 1. Minimum Timeout Settings

LOGIC INPUTS			MAX6369/MAX6370	MAX6371/MAX6372	MAX6373/MAX6374	
SET2	SET1	SET0	t_{DELAY} , t_{WD}	$t_{DELAY} = 60s$, t_{WD}	t_{DELAY}	t_{WD}
0	0	0	1ms	1ms	3ms	3ms
0	0	1	10ms	3ms	3s	3s
0	1	0	30ms	10ms	60s	1s
0	1	1	Disabled	Disabled	Disabled	Disabled
1	0	0	100ms	100ms	200 μ s	30 μ s
1	0	1	1s	300ms	First Edge	1s
1	1	0	10s	3s	First Edge	10s
1	1	1	60s	60s	60s	10s

Detailed Description

The MAX6369–MAX6374 are flexible watchdog circuits for monitoring μ P activity. During normal operation, the internal timer is cleared each time the μ P toggles the WDI with a valid logic transition (low to high or high to low) within the selected timeout period (t_{WD}). The \overline{WDO} remains high as long as the input is strobed within the selected timeout period. If the input is not strobed before the timeout period expires, the watchdog output is asserted low for the watchdog output pulse width ($t_{\overline{WDO}}$). The device type and the state of the three logic control pins (SET0, SET1, and SET2) determine watchdog timing characteristics. The three basic timing variations for the watchdog startup delay and the normal

watchdog timeout period are summarized below (see Table 1 for the timeout characteristics for all devices in the family):

- Watchdog Startup Delay:

Provides an initial delay before the watchdog timer is started.

Allows time for the μ P system to power up and initialize before assuming responsibility for normal watchdog timer updates.

Includes several fixed or pin-selectable startup delay options from 200 μ s to 60s, and an option to wait for the first watchdog input transition before starting the watchdog timer.

MAX6369–MAX6374

Pin-Selectable Watchdog Timers




Figure 1. Functional Diagram




Figure 2. Watchdog Timing

- Watchdog Timeout Period:

Normal operating watchdog timeout period after the initial startup delay.

A watchdog output pulse is asserted if a valid watchdog input transition is not received before the timeout period elapses.

Eight pin-selectable timeout period options for each device, from 30 μ s to 60s.

Pin-selectable watchdog timer disable feature.

- Watchdog Output/Timing Options:

Open drain, active low with 100ms minimum watchdog output pulse (MAX6369/MAX6371/MAX6373).

Push-pull, active low with 1ms minimum watchdog output pulse (MAX6370/MAX6372/MAX6374).

Each device has a watchdog startup delay that is initiated when the supervisor is first powered or after the user modifies any of the logic control set inputs. The watchdog timer does not begin to count down until the

MAX6369–MAX6374

Pin-Selectable Watchdog Timers

completion of the startup delay period, and no watchdog output pulses are asserted during the startup delay. When the startup delay expires, the watchdog begins counting its normal watchdog timeout period and waiting for WDI transitions. The startup delay allows time for the μ P system to power up and fully initialize before assuming responsibility for the normal watchdog timer updates. Startup delay periods vary between the different devices and may be altered by the logic control set pins. To ensure that the system generates no undesired watchdog outputs, the routine watchdog input transitions should begin before the selected minimum startup delay period has expired.

The normal watchdog timeout period countdown is initiated when the startup delay is complete. If a valid logic transition is not recognized at WDI before the watchdog timeout period has expired, the supervisor asserts a watchdog output. Watchdog timeout periods vary between the different devices and may be altered by the logic control set pins. To ensure that the system generates no undesired watchdog outputs, the watchdog input transitions should occur before the selected minimum watchdog timeout period has expired.

The startup delay and the watchdog timeout period are determined by the states of the SET0, SET1, and SET2 pins, and by the particular device within the family. For the MAX6369 and MAX6370, the startup delay is equal to the watchdog timeout period. The startup and watchdog timeout periods are pin selectable from 1ms to 60s (minimum).

For the MAX6371 and MAX6372, the startup delay is fixed at 60s and the watchdog timeout period is pin selectable from 1ms to 60s (minimum).

The MAX6373/MAX6374 provide two timing variations for the startup delay and normal watchdog timeout. Five of the pin-selectable modes provide startup delays from 200 μ s to 60s minimum, and watchdog timeout

delays from 3ms to 10s minimum. Two of the selectable modes do not initiate the watchdog timer until the device receives its first valid watchdog input transition (there is no fixed period by which the first input must be received). These two extended startup delay modes are useful for applications requiring more than 60s for system initialization.

All the MAX6369–MAX6374 devices may be disabled with the proper logic control pin setting (Table 1).

Applications Information

Input Signal Considerations

Watchdog timing is measured from the last WDI rising or falling edge associated with a pulse of at least 100ns in width. WDI transitions are ignored when \overline{WDO} is asserted, and during the startup delay period (Figure 2). Watchdog input transitions are also ignored for a setup period, t_{SETUP} , of up to 300 μ s after power-up or a setting change (Figure 3).

Selecting Device Timing

SET2, SET1, and SET0 program the startup delay and watchdog timeout periods (Table 1). Timeout settings can be hard wired, or they can be controlled with logic gates and modified during operation. To ensure smooth transitions, the system should strobe WDI immediately before the timing settings are changed. This minimizes the risk of initializing a setting change too late in the timer countdown period and generating undesired watchdog outputs. After changing the timing settings, two outcomes are possible based on \overline{WDO} . If the change is made while \overline{WDO} is asserted, the previous setting is allowed to finish, the characteristics of the new setting are assumed, and the new startup phase is entered after a 300 μ s setup time (t_{SETUP}) elapses. If the change is made while \overline{WDO} is not asserted, the new setting is initiated immediately, and the new startup phase is entered after the 300 μ s setup time elapses.




Figure 3. Setting Change Timing

MAX6369–MAX6374

Pin-Selectable Watchdog Timers




Figure 4. Watchdog Flow Diagram

Selecting 011 (SET2 = 0, SET1 = 1, SET0 = 1) disables the watchdog timer function on all devices in the family. Operation can be reenabled without powering down by changing the set inputs to the new desired setting. The device assumes the new selected timing characteristics and enter the startup phase after the 300 μ s setup time elapses (Figure 3). $\overline{\text{WDO}}$ is high when the watchdog timer is disabled.

The MAX6373/MAX6374 offer a first-edge feature. In first-edge mode (settings 101 or 110, Table 1), the internal timer does not control the startup delay period. Instead, startup terminates when WDI sees a transition. If changing to first-edge mode while the device is operating, disable mode must be entered first. It is then safe to select first-edge mode. Entering disable mode first ensures the output is unasserted when selecting first-edge mode and removes the danger of WDI being masked out.

Output

The MAX6369/MAX6371/MAX6373 have an active-low, open-drain output that provides a watchdog output pulse of 100ms. This output structure sinks current when $\overline{\text{WDO}}$ is asserted. Connect a pullup resistor from $\overline{\text{WDO}}$ to any supply voltage up to +5.5V.

Select a resistor value large enough to register a logic low (see *Electrical Characteristics*), and small enough to register a logic high while supplying all input current and leakage paths connected to the $\overline{\text{WDO}}$ line. A 10k Ω pullup is sufficient in most applications. The MAX6370/MAX6372/MAX6374 have push-pull outputs that provide an active-low watchdog output pulse of 1ms. When $\overline{\text{WDO}}$ deasserts, timing begins again at the beginning of the watchdog timeout period (Figure 2).

Usage in Noisy Environments

If using the watchdog timer in an electrically noisy environment, a bypass capacitor of 0.1 μ F should be connected between VCC and GND as close to the device as possible, and no further away than 0.2 inches.


Watchdog Software Considerations

To help the watchdog timer monitor software execution more closely, set and reset the watchdog input at different points in the program, rather than pulsing the watchdog input high-low-high or low-high-low. This technique avoids a stuck loop, in which the watchdog timer would continue to be reset inside the loop, keeping the watchdog from timing out. Figure 4 shows an example of a flow diagram where the I/O driving the watchdog input is set high at the beginning of the program, set low at the end of every subroutine or loop, then set high again when the program returns to the beginning. If the program should hang in any subroutine, the problem would be quickly corrected, since the I/O is continually set low and the watchdog timer is allowed to time out, causing $\overline{\text{WDO}}$ to pulse.

MAX6369–MAX6374

Pin-Selectable Watchdog Timers

Pin Configuration



Chip Information

TRANSISTOR COUNT: 1500

PROCESS: BiCMOS

Package Information

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
8 SOT23	K8SN-1	21-0078	90-0176

MAX6369–MAX6374

Pin-Selectable Watchdog Timers

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	4/00	Initial release	—
1	7/00	Removed future product asterisk for MAX6370.	1
2	2/03	Corrected limits in <i>Electrical Characteristics</i> .	4
3	12/05	Added lead-free information to <i>Ordering Information</i> .	1
4	6/10	Revised the <i>Ordering Information</i> , <i>Absolute Maximum Ratings</i> , <i>Electrical Characteristics</i> , and the <i>Selecting Device Timing</i> section.	1, 2, 8
5	1/11	Updated the top mark information in the <i>Ordering Information</i> section.	1



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.