#### **ABSOLUTE MAXIMUM RATINGS**

VCC (Low-Impedance Source) to GND	0.3V to +30V
V <sub>CC</sub> (I <sub>CC</sub> < 30mA)	Self Limiting
OUT to GND	$0.3V$ to $(V_{CC} + 0.3V)$
OUT Current	±1A for 10µs
FB, SYNC, COMP, CS, R <sub>T</sub> /C <sub>T</sub> , REF to GNI	
COMP Sink Current (MAX5094)	10mA

Continuous Power Dissipation (T <sub>A</sub> = +70°C)	
8-Pin µMAX (derate 4.5mW/°C above +70°C)	362mW
8-Pin SO (derate 5.9mW/°C above +70°C)	470.6mW
Operating Temperature Range	40°C to +125°C
Maximum Junction Temperature	+150°C
Storage Temperature Range	
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +15V, R_T = 10k\Omega, C_T = 3.3nF, REF = open, C_{REF} = 0.1\mu F, COMP = open, V_{FB} = 2V, CS = GND, T_A = T_J = -40^{\circ}C$  to +85°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
REFERENCE						
Output Voltage	V <sub>REF</sub>	$T_A = +25$ °C, $I_{REF} = 1$ mA	4.950	5.000	5.050	V
Line Regulation	ΔVLINE	12V ≤ V <sub>CC</sub> ≤ 25V, I <sub>REF</sub> = 1mA		0.4	4	mV
Load Regulation	ΔVLOAD	1mA ≤ I <sub>REF</sub> ≤ 20mA		6	25	mV
Total Output Variation	V <sub>REFT</sub>	1mA ≤ I <sub>REF</sub> ≤ 20mA, 12V ≤ V <sub>CC</sub> ≤ 25V	4.9		5.1	V
Reference Output-Noise Voltage	V <sub>NOISE</sub>	10Hz ≤ f ≤ 10kHz, T <sub>A</sub> = +25°C		50		μV
Reference Output Short Circuit	Is_sc	V <sub>REF</sub> = 0V	-30	-100	-180	mA
OSCILLATOR						
Initial Accuracy		T <sub>A</sub> = +25°C	51	54	57	kHz
Voltage Stability		12V ≤ V <sub>CC</sub> ≤ 25V		0.2	0.5	%
Temp Stability		-40°C ≤ T <sub>A</sub> ≤ +85°C		0.5		%
R <sub>T</sub> /C <sub>T</sub> Voltage Ramp (P-P)	VRAMP			1.7		V
R <sub>T</sub> /C <sub>T</sub> Voltage Ramp Valley	VRAMP_VALLEY			1.1		V
D: 1 0 1	I <sub>DIS</sub>	V <sub>RT/CT</sub> = 2V, T <sub>A</sub> = +25°C	7.9	8.3	8.7	Л
Discharge Current		V <sub>RT/CT</sub> = 2V, -40°C ≤ T <sub>A</sub> ≤ +85°C	7.5	8.3	9.0	- mA
Frequency Range	fosc		20		1000	kHz
ERROR AMPLIFIER (MAX5094)						
FB Input Voltage	V <sub>FB</sub>	FB shorted to COMP	2.465	2.5	2.535	V
FB Input Bias Current	I <sub>B(FB)</sub>			-0.01	-0.1	μΑ
Open-Loop Voltage Gain	Avol	2V ≤ V <sub>COMP</sub> ≤ 4V		100		dB
Unity-Gain Bandwidth	fgBW			1		MHz
Power-Supply Rejection Ratio	PSRR	12V ≤ V <sub>CC</sub> ≤ 25V (Note 2)	60	80		dB
COMP Sink Current	ISINK	V <sub>FB</sub> = 2.7V, V <sub>COMP</sub> = 1.1V	2	6		mA
COMP Source Current	ISOURCE	V <sub>FB</sub> = 2.3V, V <sub>COMP</sub> = 5V	-0.5	-1.2	-1.8	mA
COMP Output High Voltage	Vсомрн	$V_{FB} = 2.3V$ , $R_{COMP} = 15k\Omega$ to GND	5	5.8		V
COMP Output Low Voltage	VCOMPL	$V_{FB} = 2.7V$ , $R_{COMP} = 15k\Omega$ to REF		0.1	1.1	V
CURRENT-SENSE AMPLIFIER	•					
Cain (Natas 2, 4)	A = =	(MAX5094A/MAX5094B)	2.85	3	3.26	V/V
Gain (Notes 3, 4)	Acs	(MAX5094C/D, MAX5095_)	2.85	3	3.40	V/V
	-		-			

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = +15V, R_T = 10k\Omega, C_T = 3.3nF, REF = open, C_{REF} = 0.1\mu F, COMP = open, V_{FB} = 2V, CS = GND, \textbf{T_A} = \textbf{T_J} = -40^{\circ}\textbf{C} \text{ to } +85^{\circ}\textbf{C}, unless otherwise noted.) (Note 1)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		MAX5094A/B (Note 3)	0.95	1	1.05	
Maximum Current-Sense Signal	V <sub>CS_MAX</sub>	MAX5094C/MAX5094D (Note 3)	0.275	0.3	0.325	V
		V <sub>COMP</sub> = 5V, MAX5095	0.275	0.3	0.325	
Power-Supply Rejection Ratio	PSRR	12V ≤ V <sub>CC</sub> ≤ 25V		70		dB
Input Bias Current	ICS	V <sub>COMP</sub> = 0V		-1	-2.5	μΑ
Delay From CS to OUT	tcs_delay	50mV overdrive		60		ns
MOSFET DRIVER						
OUT Low-Side On-Resistance	V <sub>RDS_ONL</sub>	I <sub>SINK</sub> = 200mA		4.5	10	Ω
OUT High-Side On-Resistance	V <sub>RDS_ONH</sub>	ISOURCE = 100mA		3.5	7	Ω
ISOURCE (Peak)	ISOURCE	C <sub>OUT</sub> = 10nF		2		Α
I <sub>SINK</sub> (Peak)	ISINK	C <sub>OUT</sub> = 10nF		1		А
Rise Time	t <sub>R</sub>	C <sub>OUT</sub> = 1nF		15		ns
Fall Time	tϝ	C <sub>OUT</sub> = 1nF		22		ns
UNDERVOLTAGE LOCKOUT/ST/	ARTUP		<b>.</b>			
Startup Voltage Threshold	VCC_START		7.98	8.40	8.82	V
Minimum Operating Voltage After Turn-On	VCC_MIN		7.1	7.6	8.0	V
Undervoltage-Lockout Hysteresis	UVLO <sub>HYST</sub>			0.8		V
PWM	•					
		MAX5094A/MAX5094C/MAX5095A	94.5	96	97.5	
Maximum Duty Cycle	DMAX	MAX5094B/MAX5094D/MAX5095B/ MAX5095C	48	49.8	50	%
Minimum Duty Cycle	DMIN				0	%
SUPPLY CURRENT		·	•			
Startup Supply Current	ISTART	V <sub>CC</sub> = 7.5V		32	65	μΑ
Operating Supply Current	Icc	V <sub>FB</sub> = V <sub>CS</sub> = 0V		3	5	mA
Zener Bias Voltage at VCC	VZ	I <sub>CC</sub> = 25mA	24	26.5		V
THERMAL SHUTDOWN						
Thermal Shutdown	T <sub>SHDN</sub>	Junction temperature rising		150		°C
Thermal Shutdown Hysteresis	THYST			4		°C
SYNCHRONIZATION (MAX5095A	/MAX5095B Or	nly) (Note 5)				
SYNC Frequency Range	fsync		20		1000	kHz
SYNC Clock Input High Threshold	Vsyncinh		3.5			V
SYNC Clock Input Low Threshold	VSYNCINL				0.8	V
SYNC Clock Input Minimum Pulse Width	tpw_syncin		200			ns
SYNC Clock Output High Level	Vsyncoh	1mA external pulldown	4.0	4.7		V
SYNC Clock Output Low Level	V <sub>SYNCOL</sub>	$R_{SYNC} = 5k\Omega$		0	0.1	V
SYNC Leakage Current	ISYNC	V <sub>SYNC</sub> = 0V		0.01	0.1	μΑ

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = +15V, R_T = 10k\Omega, C_T = 3.3nF, REF = open, C_{REF} = 0.1\mu F, COMP = open, V_{FB} = 2V, CS = GND, T_A = T_J = -40^{\circ}C$  to +85°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ADV_CLK (MAX5095C Only)						
ADV_CLK High Voltage	V <sub>ADV_CLK</sub> H	I <sub>ADV_CLK</sub> = 10mA source	2.4	3		V
ADV_CLK Low Voltage	V <sub>ADV_CLKL</sub>	I <sub>ADV_CLK</sub> = 10mA sink			0.4	V
ADV_CLK Output Pulse Width	tpulse			85		ns
ADV_CLK Rising Edge to OUT Rising Edge	tadv_clk			110		ns
ADV_CLK Source and Sink Current	I <sub>ADV_CLK</sub>		10			mA

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = +15V, R_T = 10k\Omega, C_T = 3.3nF, REF = open, C_{REF} = 0.1\mu F, COMP = open, V_{FB} = 2V, CS = GND, T_A = T_J = -40^{\circ}C$  to +125°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
REFERENCE						
Output Voltage	V <sub>REF</sub>	$T_A = +25$ °C, $I_{REF} = 1$ mA	4.950	5.000	5.050	V
Line Regulation	ΔVLINE	$12V \le V_{CC} \le 25V$ , $I_{REF} = 1mA$		0.4	4	mV
Load Regulation	ΔVLOAD	$1mA \le I_{REF} \le 20mA$		6	25	mV
Total Output Variation	V <sub>REFT</sub>	$1\text{mA} \le I_{REF} \le 20\text{mA}, 12\text{V} \le V_{CC} \le 25\text{V}$	4.9		5.1	V
Reference Output-Noise Voltage	V <sub>NOISE</sub>	$10Hz \le f \le 10kHz$ , $T_A = +25^{\circ}C$		50		μV
Reference Output Short Circuit	Is_sc	V <sub>REF</sub> = 0V	-30	-100	-180	mA
OSCILLATOR						
Initial Accuracy		$T_A = +25$ °C	51	54	57	kHz
Voltage Stability		12V ≤ V <sub>CC</sub> ≤ 25V		0.2	0.5	%
Temp Stability		-40°C ≤ T <sub>A</sub> ≤ +125°C		1		%
R <sub>T</sub> /C <sub>T</sub> Voltage Ramp (P-P)	VRAMP			1.7		V
R <sub>T</sub> /C <sub>T</sub> Voltage Ramp Valley	VRAMP_VALLEY			1.1		V
Disabaras Occurant	Inio	$V_{RT/CT} = 2V$ , $T_A = +25$ °C	7.9	8.3	8.7	
Discharge Current	IDIS	$V_{RT/CT} = 2V, -40^{\circ}C \le T_{A} \le +125^{\circ}C$	7.5	8.3	9.0	
Frequency Range	fosc		20		1000	kHz
ERROR AMPLIFIER (MAX5094)						
FB Input Voltage	V <sub>FB</sub>	FB shorted to COMP	2.465	2.5	2.535	V
FB Input Bias Current	I <sub>B(FB)</sub>			-0.01	-0.1	μΑ
Open-Loop Voltage Gain	Avol	$2V \le V_{COMP} \le 4V$		100		dB
Unity-Gain Bandwidth	fgBW			1		MHz
Power-Supply Rejection Ratio	PSRR	12V ≤ V <sub>CC</sub> ≤ 25V (Note 2)	60	80		dB
COMP Sink Current	ISINK	$V_{FB} = 2.7V, V_{COMP} = 1.1V$	2	6		mA
COMP Source Current	ISOURCE	$V_{FB} = 2.3V$ , $V_{COMP} = 5V$	-0.5	-1.2	-1.8	mA
COMP Output High Voltage	Vсомрн	$V_{FB}$ = 2.3V, $R_{COMP}$ =15k $\Omega$ to GND	5	5.8		V
COMP Output Low Voltage	VCOMPL	$V_{FB}$ = 2.7V, $R_{COMP}$ = 15k $\Omega$ to REF		0.1	1.1	V

4 \_\_\_\_\_\_\_\_\_**/I/XI/M** 

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = +15V, R_T = 10k\Omega, C_T = 3.3nF, REF = open, C_{REF} = 0.1\mu F, COMP = open, V_{FB} = 2V, CS = GND, T_A = T_J = -40^{\circ}C$  to +125°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CURRENT-SENSE AMPLIFIER		1	I			I.
		MAX5094A/MAX5094B	2.85	3	3.26	1404
Gain (Notes 3, 4)	Acs	MAX5094C/D, MAX5095_	2.85	3	3.40	V/V
		MAX5094A/B (Note 3)	0.95	1	1.05	
Maximum Current-Sense Signal	Vcs_max	MAX5094C/MAX5094D (Note 3)	0.275	0.300	0.325	V
		V <sub>COMP</sub> = 5V, MAX5095_	0.275	0.300	0.325	
Power-Supply Rejection Ratio	PSRR	12V ≤ V <sub>CC</sub> ≤ 25V		70		dB
Input Bias Current	ICS	V <sub>COMP</sub> = 0V		-1	-2.5	μΑ
Delay From CS to OUT	tcs_delay	50mV overdrive		60		ns
MOSFET DRIVER		1				I
OUT Low-Side On-Resistance	V <sub>RDS_ONL</sub>	ISINK = 200mA		4.5	12	Ω
OUT High-Side On-Resistance	V <sub>RDS_ONH</sub>	ISOURCE = 100mA		3.5	9	Ω
ISOURCE (Peak)	ISOURCE	C <sub>OUT</sub> = 10nF		2		А
Isink (Peak)	ISINK	C <sub>OUT</sub> = 10nF		1		Α
Rise Time	t <sub>R</sub>	C <sub>OUT</sub> = 1nF		15		ns
Fall Time	tF	C <sub>OUT</sub> = 1nF		22		ns
UNDERVOLTAGE LOCKOUT/ST	ARTUP	1	I			I.
Startup Voltage Threshold	VCC_START		7.98	8.4	8.82	V
Minimum Operating Voltage After Turn-On	VCC_MIN		7.1	7.6	8.0	V
Undervoltage-Lockout Hysteresis	UVLO <sub>HYST</sub>			0.8		V
PWM						•
		MAX5094A/MAX5094C/MAX5095A	94.5	96	97.5	
Maximum Duty Cycle	DMAX	MAX5094B/MAX5094D/MAX5095B/ MAX5095C	48	49.8	50	%
Minimum Duty Cycle	DMIN				0	%
SUPPLY CURRENT						•
Startup Supply Current	ISTART	V <sub>CC</sub> = 7.5V		32	65	μA
Operating Supply Current	Icc	V <sub>FB</sub> = V <sub>CS</sub> = 0V		3	5	mA
Zener Bias Voltage at V <sub>CC</sub>	VZ	I <sub>CC</sub> = 25mA	24	26.5		V
THERMAL SHUTDOWN						
Thermal Shutdown	T <sub>SHDN</sub>	Junction temperature rising		150		°C
Thermal Shutdown Hysteresis	T <sub>HYST</sub>			4		°C
SYNCHRONIZATION (MAX5095A	/MAX5095B O	nly) (Note 5)				
SYNC Frequency Range	fsync		20		1000	kHz
SYNC Clock Input High Threshold	Vsyncinh		3.5			V
SYNC Clock Input-Low Threshold	Vsyncinl				0.8	V
SYNC Clock Input Minimum Pulse Width	tpw_syncin		200			ns

MIXIM

### **ELECTRICAL CHARACTERISTICS (continued)**


 $(V_{CC} = +15V, R_T = 10k\Omega, C_T = 3.3nF, REF = open, C_{REF} = 0.1\mu F, COMP = open, V_{FB} = 2V, CS = GND, T_A = T_J = -40^{\circ}C$  to +125°C, unless otherwise noted.) (Note 1)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SYNC Clock Output High Level	Vsyncoh	1mA external pulldown	4.0	4.7		V
SYNC Clock Output Low Level	Vsyncol	$R_{SYNC} = 5k\Omega$		0	0.1	V
SYNC Leakage Current	ISYNC	V <sub>SYNC</sub> = 0V		0.01	0.1	μΑ
ADV_CLK (MAX5095C Only)						
ADV_CLK High Voltage	Vadv_clkh	IADV_CLK = 10mA source	2.4	3		V
ADV_CLK Low Voltage	VADV_CLKL	IADV_CLK = 10mA sink			0.4	V
ADV_CLK Output Pulse Width	tpulse			85		ns
ADV_CLK Rising Edge to OUT Rising Edge	tadv_clk			110		ns
ADV_CLK Source and Sink Current	I <sub>ADV_CLK</sub>		10			mA


- Note 1: All devices are 100% tested at +25°C. All limits over temperature are guaranteed by design, not production tested.
- Note 2: Guaranteed by design, not production tested.
- Note 3: Parameter measured at trip point of latch with VFB = 0 (MAX5094 only).
- Note 4: Gain is defined as A =  $\Delta V_{COMP} / \Delta V_{CS}$ ,  $0 \le V_{CS} \le 0.8V$  for MAX5094A/MAX5094B,  $0 \le V_{CS} \le 0.2V$  for MAX5094C/MAX5094D/ MAX5095\_.
- **Note 5**: Output frequency equals oscillator frequency for MAX5094A/MAX5094C/MAX5095A. Output frequency is one-half oscillator frequency for MAX5094B/MAX5094D/MAX5095B/MAX5095C.

### Typical Operating Characteristics

( $V_{CC}$  = 15V,  $T_A$  = +25°C, unless otherwise noted.)










\_\_\_\_\_\_ /\/\/\/\/\


### Typical Operating Characteristics (continued)


 $(V_{CC} = 15V, T_A = +25^{\circ}C, unless otherwise noted.)$ 















OSCILLATOR RT/CT DISCHARGE CURRENT






**MAXIMUM DUTY CYCLE vs. FREQUENCY** 










NIXIN


### Typical Operating Characteristics (continued)


( $V_{CC} = 15V$ ,  $T_A = +25$ °C, unless otherwise noted.)






















### **Typical Operating Characteristics (continued)**

( $V_{CC} = 15V$ ,  $T_A = +25$ °C, unless otherwise noted.)

# OUT SOURCE AND SINK CURRENTS MAX:094/495 10c20 V\_CC = 15V C\_OUT = 10nF V\_OUT 10V/div

t = 400ns/div





### Pin Descriptions

### MAX5094\_

PIN	NAME	FUNCTION
1	COMP	Error-Amplifier Output. COMP can be used for soft-start.
2	FB	Error-Amplifier Inverting Input
3	CS	PWM Comparator and Overcurrent Protection Comparator Input. The current-sense signal is compared to a signal proportional to the error-amplifier output voltage.
4	R <sub>T</sub> /C <sub>T</sub>	Timing Resistor/Capacitor Connection. A resistor R <sub>T</sub> from R <sub>T</sub> /C <sub>T</sub> to REF and capacitor C <sub>T</sub> from R <sub>T</sub> /C <sub>T</sub> to GND set the oscillator frequency.
5	GND	Power-Supply Ground. Place the V <sub>CC</sub> and REF bypass capacitors close to the IC to minimize ground loops.
6	OUT	MOSFET Driver Output. OUT connects to the gate of the external n-channel MOSFET.
7	V <sub>CC</sub>	Power-Supply Input. Bypass $V_{CC}$ to GND with a 0.1 $\mu$ F ceramic capacitor or a parallel combination of a 0.1 $\mu$ F and a higher value ceramic capacitor.
8	REF	5V Reference Output. Bypass REF to GND with a 0.1µF ceramic capacitor or a parallel combination of a 0.1µF and a higher value ceramic capacitor no larger then 4.7µF.

MIXIM

### \_\_\_\_\_Pin Descriptions (continued)

### MAX5095\_

P	PIN  MAX5095A/ MAX5095B  MAX5095C		
			FUNCTION
1	1	COMP	Current Limit/PWM Comparator Input. COMP is level-shifted and connected to the inverting input of the PWM comparator. Pull up COMP to REF through a resistor and connect an optocoupler from COMP to GND for proper operation.
2	_	SYNC	Bidirectional Synchronization Input. When synchronizing with other MAX5095A/MAX5095Bs, the higher frequency part synchronizes all other devices.
_	2 ADV_CLK edge of OUT (see Figure 4). Use the pulse to driv		Advance Clock Output. ADV_CLK is an 85ns clock output pulse preceding the rising edge of OUT (see Figure 4). Use the pulse to drive the secondary-side synchronous rectifiers through a pulse transformer or an optocoupler (see Figure 8).
3	3	CS	PWM Comparator/Overcurrent Protection Comparator Input. The current-sense signal is compared to the level shifted voltage at COMP.
4	4	R <sub>T</sub> /C <sub>T</sub>	Timing Resistor/Capacitor Connection. A resistor $R_T$ from $R_T/C_T$ to REF and capacitor $C_T$ from $R_T/C_T$ to GND set the oscillator frequency.
5	5	GND	Power-Supply Ground. Place the V <sub>CC</sub> and REF bypass capacitors close to the IC to minimize ground loops.
6	6	OUT	MOSFET Driver Output. OUT connects to the gate of the external n-channel MOSFET.
7	7	Vcc	Power-Supply Input. Bypass V <sub>CC</sub> to GND with a 0.1µF ceramic capacitor or a parallel combination of a 0.1µF and a higher value ceramic capacitor.
8	8	REF	5V Reference Output. Bypass REF to GND with a 0.1μF ceramic capacitor or a parallel combination of a 0.1μF and a higher value ceramic capacitor no larger than 4.7μF.




Figure 1. MAX5094\_ Functional Diagram

### **Detailed Description**

The MAX5094\_/MAX5095\_ current-mode PWM controllers are designed for use as the control and regulation core of flyback or forward topology switching power supplies. These devices incorporate an integrated low-side driver, adjustable oscillator, error amplifier (MAX5094\_ only), current-sense amplifier, 5V reference, and external synchronization capability (MAX5095A/MAX5095B only). An internal +26.5V current-limited VCC clamp prevents overvoltage during startup.

Eight different versions of the MAX5094/MAX5095 are available as shown in the Selector Guide. The MAX5094A/MAX5094B are the standard versions with a

feedback input (FB) and internal error amplifier. The MAX5095A/MAX5095B include bidirectional synchronization (SYNC). This enables multiple MAX5095A/MAX5095Bs to be connected and synchronized to the device with the highest frequency. The MAX5095C includes an ADV\_CLK output, which precedes the MAX5095C's drive output (OUT) by 110ns. Figures 1, 2, and 3 show the internal functional diagrams of the MAX5094\_, MAX5095A/MAX5095B, and MAX5095C, respectively. The MAX5094A/MAX5094C/MAX5095A are capable of 100% maximum duty cycle. The MAX5094B/MAX5094D/MAX5095B/MAX5095C limit the maximum duty cycle to 50%.




Figure 2. MAX5095A/B Functional Diagram

#### **Current-Mode Control Loop**

The advantages of current-mode control over voltagemode control are twofold. First, there is the feed-forward characteristic brought on by the controller's ability to adjust for variations in the input voltage on a cycle-bycycle basis. Secondly, the stability requirements of the current-mode controller are reduced to that of a singlepole system unlike the double pole in the voltage-mode control scheme. The MAX5094/MAX5095 use a current-mode control loop where the output of the error amplifier is compared to the current-sense voltage (VCS). When the current-sense signal is lower than the inverting input of the CPWM comparator, the output of the comparator is low and the switch is turned on at each clock pulse. When the current-sense signal is higher than the inverting input of the CPWM comparator, the output is high and the switch is turned off.




Figure 3. MAX5095C Functional Diagram

#### V<sub>CC</sub> and Startup

In normal operation, VCC is derived from a tertiary winding of the transformer. However, at startup there is no energy delivered through the transformer, thus a resistor must be connected from VCC to the input power source (see RST and CST in Figures 5 to 8). During startup, CST charges up through RST. The 5V reference generator, comparator, error amplifier, oscillator, and drive circuit remain off during UVLO to reduce startup current below 65 $\mu$ A. When VCC reaches the undervoltage-lockout threshold of 8.4V, the output driver begins to switch and the tertiary winding supplies power to VCC. VCC has an internal 26.5V current-limited clamp at its input to protect the device from overvoltage during startup.

Size the startup resistor, RST, to supply both the maximum startup bias (ISTART) of the device ( $65\mu A$  max) and the charging current for CST. The startup capacitor CST must charge to 8.4V within the desired time period tST (for example, 500ms). The size of the startup capacitor depends on:

- 1) IC operating supply current at a programmed oscillator frequency (fosc).
- 2) The time required for the bias voltage, derived from a bias winding, to go from 0 to 9V.
- 3) The MOSFET total gate charge.
- 4) The operating frequency of the converter (fsw).

To calculate the capacitance required, use the following formula:

$$C_{ST} = \frac{\left[I_{CC} + I_{G}\right]\left(t_{SS}\right)}{V_{HYST}}$$

where:

$$I_G = Q_G f_{SW}$$

I<sub>CC</sub> is the MAX5094/MAX5095s' maximum internal supply current after startup (see the *Typical Operating Characteristics* to find the I<sub>IN</sub> at a given f<sub>OSC</sub>). Q<sub>G</sub> is the total gate charge for the MOSFET, f<sub>SW</sub> is the converter switching frequency, V<sub>HYST</sub> is the bootstrap UVLO hysteresis (0.8V), and t<sub>SS</sub> is the soft-start time, which is set by external circuitry.

Size the resistor RST according to the desired startup time period, tST, for the calculated CST. Use the following equations to calculate the average charging current (ICST) and the startup resistor (RST):

$$I_{CST} = \frac{V_{SUVR} \times C_{ST}}{t_{ST}}$$

$$R_{ST} \cong \frac{\left(V_{INMIN} - \frac{V_{SUVR}}{2}\right)}{I_{CST} + I_{START}}$$

Where  $V_{INMIN}$  is the minimum input supply voltage for the application (36V for telecom),  $V_{SUVR}$  is the bootstrap UVLO wake-up level (8.4V), and  $I_{START}$  is the  $V_{IN}$  supply current at startup (65 $\mu$ A, max). Choose a higher value for  $R_{ST}$  than the one calculated above if longer startup times can be tolerated to minimize power loss in  $R_{ST}$ .

The equation for CST above gives a good approximation of CST, yet neglects the current through RST. Fine tune CST using:

$$C_{ST} = \begin{bmatrix} I_{CC} + I_{G} - \left(\frac{V_{INMIN} - 8V}{R_{ST}}\right) \\ V_{HYST} \end{bmatrix} (t_{SS})$$

The above startup method is applicable to circuits where the tertiary winding has the same phase as the output windings. Thus, the voltage on the tertiary winding at any given time is proportional to the output voltage and goes through the same soft-start period as the output voltage. The minimum discharge time of C<sub>ST</sub> from 8.4V to 7.6V must be greater than the soft-start time (t<sub>SS</sub>).

#### **Undervoltage Lockout (UVLO)**

The minimum turn-on supply voltage for the MAX5094/MAX5095 is 8.4V. Once V<sub>CC</sub> reaches 8.4V, the reference powers up. There is 0.8V of hysteresis from the minimum turn-on voltage to the UVLO threshold. Once V<sub>CC</sub> reaches 8.4V, the MAX5094/MAX5095 operates with V<sub>CC</sub> down to 7.6V. Once V<sub>CC</sub> goes below 7.6V the device is in UVLO. When in UVLO, the quiescent supply current into V<sub>CC</sub> falls back to 32 $\mu$ A (typ), and OUT and REF are pulled low.

#### **MOSFET Driver**

OUT drives an external n-channel MOSFET and swings from GND to VCC. Ensure that VCC remains below the absolute maximum VGS rating of the external MOSFET. OUT is a push-pull output with the on-resistance of the PMOS typically  $3.5\Omega$  and the on-resistance of the NMOS typically  $4.5\Omega$ . The driver can source 2A typically and sink 1A typically. This allows for the MAX5094/MAX5095 to quickly turn on and off high gate-charge MOSFETs.

Bypass V<sub>CC</sub> with one or more 0.1 $\mu$ F ceramic capacitors to GND, placed close to the MAX5094/MAX5095. The average current sourced to drive the external MOSFET depends on the total gate charge (Q<sub>G</sub>) and operating frequency of the converter. The power dissipation in the MAX5094/MAX5095 is a function of the average output-drive current (IDRIVE). Use the following equation to calculate the power dissipation in the device due to IDRIVE:

$$I_{DRIVE} = Q_{G} \times f_{SW}$$
  
PD = ( $I_{DRIVE} + I_{CC}$ ) × VCC

where, ICC is the operating supply current. See the *Typical Operating Characteristics* for the operating supply current at a given frequency.

#### **Error Amplifier (MAX5094)**

The MAX5094 includes an internal error amplifier. The inverting input is at FB and the noninverting input is internally connected to a 2.5V reference. The internal error amplifier is useful for nonisolated converter design (see Figure 6) and isolated design with primary-side regulation through a bias winding (see Figure 5). In the case of a nonisolated power supply, the output voltage is:

$$V_{OUT} = \left(1 + \frac{R1}{R2}\right) \times 2.5V$$

where, R1 and R2 are from Figure 6.

#### MAX5095\_Feedback

The MAX5095A/MAX5095B/MAX5095C use either an external error amplifier when designed into a nonisolated converter or an error amplifier and optocoupler when designed into an isolated power supply. The COMP input is level-shifted and connected to the inverting terminal of the PWM comparator (CPWM). Connect the COMP input to the output of the external error amplifier for nonisolated design. Pull COMP high externally to 5V (or REF) and connect the optocoupler transistor as shown in Figures 7 and 8. COMP can be used for soft-start and also as a shutdown. See the Typical Operating Characteristics to find the turn-off COMP voltage at different temperatures.

#### Oscillator

The oscillator frequency is programmed by adding an external capacitor and resistor at  $R_T/C_T$  (see  $R_T$  and  $C_T$  in the Typical Application Circuits).  $R_T$  is connected from  $R_T/C_T$  to the 5V reference (REF) and  $C_T$  is connected from  $R_T/C_T$  to GND. REF charges  $C_T$  through  $R_T$  until its voltage reaches 2.8V.  $C_T$  then discharges through an 8.3mA internal current sink until  $C_T$ 's voltage reaches 1.1V, at which time  $C_T$  is allowed to charge through  $R_T$  again. The oscillator's period will be the sum of the charge and discharge times of  $C_T$ . Calculate the charge time as

$$t_C = 0.57 \times R_T \times C_T$$

The discharge time is then

$$t_D = \frac{R_T \times C_T \times 10^3}{4.88 \times R_T - 1.8 \times 10^3}$$

The oscillator frequency will then be

$$f_{OSC} = \frac{1}{t_C + t_D}$$

For the MAX5094A/MAX5094C/MAX5095A, the converter output switching frequency (fsw) is the same as the oscillator frequency (fosc). For the MAX5094B/MAX5094D/MAX5095B/MAX5095C, the output switching frequency is 1/2 the oscillator frequency.

#### Reference Output

REF is a 5V reference output that can source 20mA. Bypass REF to GND with a 0.1µF capacitor.

#### **Current Limit**

The MAX5094/MAX5095 include a fast current-limit comparator to terminate the ON cycle during an overload or a fault condition. The current-sense resistor (R<sub>CS</sub>), connected between the source of the MOSFET and GND, sets the current limit. The CS input has a voltage trip level (V<sub>CS</sub>) of 1V (MAX5094A/B) or 0.3V (MAX5094C/D, MAX5095\_). Use the following equation to calculate R<sub>CS</sub>:

$$R_{CS} = \frac{V_{CS}}{I_{P-P}}$$

IP-P is the peak current in the primary that flows through the MOSFET. When the voltage produced by this current (through the current-sense resistor) exceeds the current-limit comparator threshold, the MOSFET driver (OUT) will turn the switch off within 60ns. In most cases, a small RC filter is required to filter out the leading-edge spike on the sense waveform. Set the time constant of the RC filter at 50ns. Use a current transformer to limit the losses in the current-sense resistor and achieve higher efficiency especially at low input-voltage operation.

# **Synchronization (MAX5095A/MAX5095B)**SYNC

SYNC is a bidirectional input/output that outputs a synchronizing pulse and accepts a synchronizing pulse from other MAX5095A/MAX5095Bs (see Figures 7 and 9). As an output, SYNC is an open-drain p-channel MOSFET driven from the internal oscillator and requires an external pulldown resistor (RSYNC) between  $500\Omega$  and  $5k\Omega$ . As an input, SYNC accepts the output pulses from other MAX5095A/MAX5095Bs.

Synchronize multiple MAX5095A/MAX5095Bs by connecting their SYNC pins together. All devices connected together will synchronize to the one operating at the highest frequency. The rising edge of SYNC will precede the rising edge of OUT by approximately the discharge time (tD) of the oscillator (see the *Oscillator* section). The pulse width of the SYNC output is equal to the time required to discharge the stray capacitance at SYNC through RSYNC plus the CT discharge time tD. Adjust RT/CT such that the minimum discharge time tD is 200ns.




Figure 4. ADV\_CLK

#### Advance Clock Output (ADV CLK) (MAX5095C)

ADV\_CLK is an advanced pulse output provided to facilitate the easy implementation of secondary-side synchronous rectification using the MAX5095C. The ADV\_CLK pulse width is 85ns (typically) with its rising edge leading the rising edge of OUT by 110ns. Use this leading pulse to turn off the secondary-side synchronous-rectifier MOSFET (QS) before the voltage appears on the secondary (see Figure 8). Turning off the secondary-side synchronous MOSFET earlier avoids the shorting of the secondary in the forward converter. The ADV\_CLK pulse can be propagated to the secondary side using a pulse transformer or highspeed optocoupler. The 85ns pulse, with 3V drive voltage (10mA source), significantly reduces the volt-second requirement of the pulse transformer and the advanced pulse alleviates the need for a highspeed optocoupler.

#### **Thermal Shutdown**

When the MAX5094/MAX5095's die temperature goes above +150°C, the thermal shutdown circuitry will shut down the 5V reference and pull OUT low.

### **Typical Application Circuits**




Figure 5. MAX5094\_ Typical Application Circuit (Isolated Flyback with Primary-Side Regulation)

16 \_\_\_\_\_\_\_**/V/XI/V**I

### **Typical Application Circuits (continued)**




Figure 6. MAX5094\_ Typical Application Circuit (Nonisolated Flyback)




Figure 7. MAX5095A/MAX5095B Typical Application Circuit (Isolated Flyback)

**///XI///** \_\_\_\_\_\_\_ 17

### **Typical Application Circuits (continued)**




Figure 8. MAX5095C Typical Application Circuit (Isolated Forward with Secondary-Side Synchronous Rectification)





Figure 9. Synchronization of MAX5095A/MAX5095B

#### **Selector Guide**

PART	FEATURE	UVLO THRESHOLD (V)	CS THRESHOLD (V)	MAX DUTY CYCLE (%)	COMPETITORS PART NUMBER	PIN- PACKAGE
MAX5094AASA	Feedback	8.4	1	100	UCC28C43 2nd source	8 SO
MAX5094AAUA	Feedback	8.4	1	100	UCC28C43 2nd source	8 µMAX
MAX5094BASA	Feedback	8.4	1	50	UCC28C45 2nd source	8 SO
MAX5094BAUA	Feedback	8.4	1	50	UCC28C45 2nd source	8 µMAX
MAX5094CASA	Feedback	8.4	0.3	100	Improved UCC28C43	8 SO
MAX5094CAUA	Feedback	8.4	0.3	100	Improved UCC28C43	8 µMAX
MAX5094DAUA	Feedback	8.4	0.3	50	Improved UCC28C45	8 µMAX
MAX5095AAUA	Sync	8.4	0.3	100	Improved UCC28C43	8 µMAX
MAX5095BAUA	Sync	8.4	0.3	50	Improved UCC28C45	8 µMAX
MAX5095CAUA	ADV_CLK	8.4	0.3	50	Improved UCC28C45	8 µMAX

### Pin Configurations (continued)



### Ordering Information (continued)

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX5094CASA*	-40°C to +125°C	8 SO	S8-4
MAX5094CASA+	-40°C to +125°C	8 SO	S8-4
MAX5094CAUA*	-40°C to +125°C	8 µMAX	U8-1
MAX5094CAUA+	-40°C to +125°C	8 µMAX	U8-1
MAX5094DAUA*	-40°C to +125°C	8 µMAX	U8-1
MAX5094DAUA+	-40°C to +125°C	8 µMAX	U8-1
MAX5095AAUA	-40°C to +125°C	8 µMAX	U8-1
MAX5095AAUA+*	-40°C to +125°C	8 µMAX	U8-1
MAX5095BAUA*	-40°C to +125°C	8 µMAX	U8-1
MAX5095BAUA+	-40°C to +125°C	8 µMAX	U8-1
MAX5095CAUA*	-40°C to +125°C	8 µMAX	U8-1
MAX5095CAUA+	-40°C to +125°C	8 µMAX	U8-1

<sup>+</sup>Denotes lead-free package.

### **Chip Information**


**TRANSISTOR COUNT: 1987** 

PROCESS: BiCMOS

<sup>\*</sup>Future product—contact factory for availability.

### **Package Information**


(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



MIXIM

#### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

22 \_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600