ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND, unless otherwise noted.)	
V+0.3V to +4\	V
SEL, COM, NO, NC (Note 1)0.3V to (V+ + 0.3V)
COM NO , COM NC (Note 1)0 to 2\	V
Continuous Current (COM_ to NO/NC)±70mA	4
Peak Current (COM to NO/NC)	
(pulsed at 1ms, 10% duty cycle)±70mA	4
Continuous Current (SEL)±30mA	4
Peak Current (SEL)	
(pulsed at 1ms, 10% duty cycle)±150mA	4

Continuous Power Dissipation ($T_A = +7$	
28-Pin TQFN (derate 20.8mW/°C abo	ove +70°C)1666.7mW
42-Pin TQFN (derate 35.7mW/°C abo	ove +70°C)2857.1mW
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Junction Temperature	+150°C

Note 1: Signals on SEL, NO__, NC__ or COM__ exceeding V+ or GND are clamped by internal diodes. Limit forward-diode current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V+ = 3.0V \text{ to } 3.6V, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V+ = 3.3V, T_A = +25^{\circ}\text{C.})$ (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ANALOG SWITCH	•		•		•	
Analog-Signal Range	V _{COM} _, V _{NO_} , V _{NC} _		-0.1		(V+ - 1.2)	V
Voltage Between COM and NO/NC	IVCOM VNO_I, IVCOM VNC_I		0		1.8	V
On-Resistance	Ron	V+ = 3.0V, I _{COM} _ = 15mA, V _{NO} _ or V _{NC} _ = 0V, 1.8V		7		Ω
On-Resistance Match Between Pairs of Same Channel	ΔR _{ON}	V+ = 3.0V, I _{COM} _ = 15mA, V _{NO} _ or V _{NC} _ = 0V (Notes 3, 4)		0.1	1	Ω
On-Resistance Match Between Channels	ΔR _{ON}	V+ = 3.0V, I _{COM} _ = 15mA, V _{NO} _ or V _{NC} _ = 0V (Notes 3, 4)		0.6	2	Ω
On-Resistance Flatness	RFLAT(ON)	V+ = 3.0V, I _{COM} _ = 15mA V _{NO} _ or V _{NC} _ = 0V, 1.8V (Notes 4, 5)		0.06	2	Ω
NO_ or NC_ Off-Leakage Current	INO_(OFF) INC_(OFF)	V+ = 3.6V; V _{COM} _ = 0V, 1.8V; V _{NO} _ or V _{NC} _ = 1.8V, 0V	-1		+1	μΑ
COM_ On-Leakage Current	ICOM_(ON)	V+ = 3.6V; V _{COM} _ = 0V, 1.8V; V _{NO} _ or V _{NC} _ = V _{COM} _ or unconnected	-1		+1	μΑ

ELECTRICAL CHARACTERISTICS (continued)


 $(V+ = 3.0V \text{ to } 3.6V, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V+ = 3.3V, T_A = +25^{\circ}\text{C.})$ (Note 2)


PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
DYNAMIC	•	•		I.			
Turn-On Time	ton	V_{NO} or V_{NC} = 1.0V, R_L = 50 Ω , Figure 1			90	250	ns
Turn-Off Time	toff	V_{NO} or $V_{NC} = 1.0$	V, R _L = 50Ω , Figure 1		10	50	ns
Propagation Delay	t _{PD}	$R_S = R_L = 50\Omega$, unb	alanced, Figure 2		50		ps
Output Skew Between Pairs	^t SK1	$R_S = R_L = 50\Omega$, unbeauty two pairs, Figure	alanced; skew between 2		50		ps
Output Skew Between Same Pair	tsk2	$R_S = R_L = 50\Omega$, unbalanced; skew between two lines on same pair, Figure 2			10		ps
On-Loss	0	$R_S = R_L = 50\Omega$,	1MHz < f < 100MHz		-0.5		dB
On-Loss	G _{LOS}	unbalanced, Figure 3	500MHz < f < 1.25GHz		-1.4		uв
any	Crosstalk between any two pairs,	f = 50MHz		-53		-ID	
Crosstalk	VCT1	$R_S = R_L = 50\Omega$, unbalanced, Figure 3	balanced, $f = 1.25 GHz$	-32			dB
Signaling Data Rate	BR	$R_S = R_L = 50\Omega$			3.0		Gbps
		Signal = 0dBm,	f = 10MHz		-56		
Off-Isolation	V _{ISO}	$R_S = R_L = 50\Omega$, Figure 3	f = 1.25GHz	-26			dB
NO_/NC_ Off-Capacitance	CNO_/NC_(OFF)	Figure 4			1		рF
COM_ On-Capacitance	C _{COM} (ON)	Figure 4			2		рF
LOGIC INPUT	•			•			
Input-Logic Low	VIL					0.5	V
Input-Logic High	VIH			1.4			V
Input-Logic Hysteresis	V _H YST				100		mV
Input Leakage Current	I _{IN}	V _{SEL} = 0V or V+		-1		+1	μΑ
POWER SUPPLY							
Power-Supply Range	V+			1.65		3.60	V
V+ Supply Current	l+	V _{SEL} = 0V or V+	MAX4888			60	
v + oupply outlett	1+	VSEL - UV UI V+	MAX4889			120	μΑ


- Note 2: All units are 100% production tested at $T_A = +85^{\circ}C$. Limits over the operating temperature range are guaranteed by design and characterization and are not production tested.
- Note 3: $\Delta R_{ON} = R_{ON} (MAX) R_{ON} (MIN)$.
- Note 4: Guaranteed by design. Not production tested.
- Note 5: Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal range.


Typical Operating Characteristics


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$














! ______ /V/X//N

Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$








EYE DIAGRAM


*PRBS = PSEUDORANDOM BIT SEQUENCE †GEN I; 2.5Gps; UI = 400ps

EYE DIAGRAM (V+ = 2.5V, f = 1.25GHz, 600mVp-p PRBS SIGNAL, $R_S=R_L=50\Omega)^\dagger$



*PRBS = PSEUDORANDOM BIT SEQUENCE † GEN I; 2.5Gps; UI = 400ps

EYE DIAGRAM (V+ = 3.3V, f = 1.25GHz, 600mVp.p PRBS SIGNAL, $R_S = R_L = 50\Omega$)[†]



*PRBS = PSEUDORANDOM BIT SEQUENCE †GEN I; 2.5Gps; UI = 400ps

Pin Description

PIN			
MAX4888	MAX4889	NAME	FUNCTION
1, 10, 12, 14, 20, 25, 27	1, 4, 10, 14, 17, 19, 21, 39, 41	GND	Ground
2	9	SEL	Digital Control Input
3, 9	_	N.C.	No Connection. Not internally connected.
4	2	COM1+	Analog Switch 1. Common Positive Terminal.
5	3	COM1-	Analog Switch 1. Common Negative Terminal.
6	6	COM2+	Analog Switch 2. Common Positive Terminal.
7	7	COM2-	Analog Switch 2. Common Negative Terminal.
8, 11, 13, 19, 26, 28	5, 8, 13, 18, 20, 30, 40, 42	V+	Positive-Supply Voltage Input. Connect V+ to a 1.65V to 3.6V supply voltage. Bypass V+ to GND with a 0.1µF capacitor placed as close to the device as possible. (See the <i>Board Layout</i> section).
15	31	NO2-	Analog Switch 2. Normally Open Negative Terminal.
16	32	NO2+	Analog Switch 2. Normally Open Positive Terminal.
17	33	NO1-	Analog Switch 1. Normally Open Negative Terminal.
18	34	NO1+	Analog Switch 1. Normally Open Positive Terminal.
21	35	NC2-	Analog Switch 2. Normally Closed Negative Terminal.
22 36		NC2+	Analog Switch 2. Normally Closed Positive Terminal.
23	37	NC1-	Analog Switch 1. Normally Closed Negative Terminal.
24	38	NC1+	Analog Switch 1. Normally Closed Positive Terminal.
_	11	COM3+	Analog Switch 3. Common Positive Terminal.
_	12	СОМ3-	Analog Switch 3. Common Negative Terminal.
_	15	COM4+	Analog Switch 4. Common Positive Terminal.
_	16	COM4-	Analog Switch 4. Common Negative Terminal.
_	22	NO4-	Analog Switch 4. Normally Open Negative Terminal.
_	23	NO4+	Analog Switch 4. Normally Open Positive Terminal.
_	24	NO3-	Analog Switch 3. Normally Open Negative Terminal.
_	25	NO3+	Analog Switch 3. Normally Open Positive Terminal.
_	26	NC4-	Analog Switch 4. Normally Closed Negative Terminal.
_	27	NC4+	Analog Switch 4. Normally Closed Positive Terminal.
_	28	NC3-	Analog Switch 3. Normally Closed Negative Terminal.
_	29	NC3+	Analog Switch 3. Normally Closed Positive Terminal.
EP	EP	EP	Exposed Paddle. Connect EP to GND.

6 ______ MIXIM

Test Circuits/Timing Diagrams




Figure 1. Switching Time

Test Circuits/Timing Diagrams (continued)




Figure 2. Propagation Delay and Output Skew

3 ______*NIXI/*M

Test Circuits/Timing Diagrams (continued)




Figure 3. On-Loss, Off-Isolation, and Crosstalk




Figure 4. Channel Off-/On-Capacitance

Detailed Description

The MAX4888/MAX4889 high-speed passive switches route PCIe data between two possible destinations. The MAX4888/MAX4889 are ideal for routing PCIe signals to change the system configuration. For example, in a graphics application, the MAX4888/MAX4889 create two

sets of eight lanes from a single 16-lane bus. The MAX4888/MAX4889 feature a single digital control input (SEL) to switch signal paths.

The MAX4888/MAX4889 are fully specified to operate from a single 3.0V to 3.6V power supply and also operate down to 1.65V.

Digital Control Input (SEL)

The MAX4888/MAX4889 provide a single digital control input (SEL) to select the signal path between the COM_ and NO_/NC_ channels. The truth tables for the MAX4888/MAX4889 are depicted in the *Functional Diagrams/Truth Table* section. Drive SEL rail-to-rail to minimize power consumption.

Analog Signal Levels

The MAX4888/MAX4889 accept standard PCIe signals to a maximum of V+ - 1.2V. Signals on the COM_+ channels are routed to either the NO_+ or NC_+ channels, and signals on the COM_- channels are routed to either the NO_- or NC_- channels. The MAX4888/MAX4889 are bidirectional switches, allowing COM__, NO__, and NC__ to be used as either inputs or outputs.

Functional Diagrams/Truth Table /VI/IXI/VI /VI/XI/VI MAX4888 MAX4889 COM1+ COM1+ -- NC1+ NC1+ COM1-- NC1-COM1-- NC1-N01+ COM2+ COM2+ - NC2+ - NC2+ COM2-- NC2-COM2-- NC2-- NO2+ - NO2+ - NO2-- NO2-SEL COM3+ - NC3+ COM3-- NC3-GND - NO3+ сом__ то сом__ то COM4+ - NC4+ SEL NC NO COM4-- NC4-0 ON 0FF - NO4+ SEL GND

Applications Information

PCIe Switching

The MAX4888/MAX4889 primary applications are aimed at reallocating PCle lanes (see Figure 5). For example, in graphics applications, several manufacturers have found that it is possible to improve performance by a factor of nearly two by splitting a single 16-lane PCle bus into two 8-lane buses. Two of the more prominent examples are SLI™ (Scaled Link Interface) and CrossFire™. The MAX4889 permits a computer mother-board to operate properly with a single 16-lane graphics card, and can later be updated to dual cards. The same motherboard can be used with dual cards where the user sets a jumper or a bit through software to switch between single- or dual-card operation.

Board Layout

High-speed switches require proper layout and design procedures for optimum performance. Keep design-controlled impedance PCB traces as short as possible or follow impedance layouts per the PCle specification. Ensure that power-supply bypass capacitors are placed as close to the device as possible. Multiple bypass capacitors are recommended. Connect all grounds and the exposed pad to large ground planes.




Figure 5. The MAX4888/MAX4889 Used as a Single-Lane Switch

_Chip Information

PROCESS: CMOS


CrossFire is a trademark of ATI Technologies, Inc. SLI is a trademark of NVIDIA Corporation.

Typical Application Circuit PCIe GRAPHICS INTERFACE **GRAPHICS GRAPHICS** CARD 1 CARD 2 PCIe BUS COM1+ NC1+ LANE 0 TX COM1-NC1-COM2+ NC2+ LANE 1 TX COM2-MAX4889 NC2-СОМ3+ NC3+ LANE 2 TX NC3-COM3-COM4+ NC4+ LANE 3 TX COM4-NC4-N01+ N01-N02+ N02-N03+ N03-N04+ N04-SEL CHANNEL SELECT COM1+ NC1+ LANE 0 RX COM1-NC1-COM2+ NC2+ NIXIN LANE 1 RX COM2-MAX4889 NC2-СОМ3+ NC3+ LANE 2 RX COM3-NC3-COM4+ NC4+ LANE 3 RX COM4-NC4-N01+ N01-N02+ N02-N03+ N03-N04+ N04-SEL

CHANNEL SELECT

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)

COMMON DIMENSIONS								
REF.	MIN.	N□M.	MAX.	NOTE				
Α	0.70	0.75	0.80					
A1	0	1	0.05					
A3	C	.20 REF						
b	0.20	0.25	0.30					
D	3.40	3.50	3.60					
E	5.40 5.50		5.60					
е	C	.50 BSC						
k	0.25	-	-					
L	0.30	0.40	0.50	ALL PINS				
N								
ND								
NE								

Ì			EXPOSED PAD VARIATIONS						
		D2 E2							
	PKG. CODE	MIN. NOM. MAX. MIN. NOM.				MAX.			
	T283555-1	1.95	2.05	2.15	3.95	4.05	4.15		

NULLE


- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- 3. N IS THE TOTAL NUMBER OF TERMINALS.
- THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- DIMENSION 6 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25mm AND 0.30mm FROM TERMINAL TIP.
- ⚠ ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- 7. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS. COPLANARITY SHALL NOT EXCEED 0.08mm.
- 8. WARPAGE SHALL NOT EXCEED 0.10mm.
- MARKING IS FOR PACKAGE ORIENTATION PURPOSE ONLY.
- 10 LEAD CENTERLINES DEFINED BY DIMESION e±0.05.

-DRAWING NOT TO SCALE-



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)

COMMON DIMENSIONS								
REF.	MIN.	N□M.	MAX.	NOTE				
Α	0.70	0.75	0.80					
A1	0	-	0.05					
A3	C	.20 REF						
b	0.20	0.25	0.30					
D	3,40	3,50	3.60					
Ε	8.90	9.00	9.10					
е	C	.50 BSC	,					
k	0.25	-	-					
L	0.35	0.40	0.45	ALL PINS				
N								
ND								
NE								

	EXPOSED PAD VARIATIONS						
	DS ES						
PKG. CODE	MIN.	NDM.	MAX.	MIN.	N□M.	MAX.	
T423590-1	1.95	2.05	2.15	7.45	7.55	7.65	
T423590M-1	1.95	2.05	2.15	7.45	7.55	7.65	

NOTES

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES. 3. N IS THE TOTAL NUMBER OF TERMINALS.
- A THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- ⚠ DIMENSION 6 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25mm AND 0.30mm FROM TERMINAL TIP.
- ⚠ ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- 7. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS, COPLANARITY SHALL NOT EXCEED 0.08mm.
- VARPAGE SHALL NOT EXCEED 0.10mm
- MARKING IS FOR PACKAGE ORIENTATION PURPOSE ONLY.
- ARKING IS FOR PACKAGE ORIENTATION PURPOSE ONLY,

 ADLEAD CENTERLINES TO BE AT DEFINED BY DIMESION e ±0.05.

-DRAWING NOT TO SCALE-



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2007 Maxim Integrated Products

is a registered trademark of Maxim Integrated Products, Inc.