LV4924VH

Recommended Operating Range at $Ta = 25^{\circ}C$

| Devenuelar | Symbol Conditions | Quaditiona | Ratings | | | l l = it |
|------------------------------------|-------------------|-----------------------------|---------|-----|------|----------|
| Parameter | | min | typ | max | Unit | |
| Recommended supply voltage range | VD | Externally applied voltage | 9 | 13 | 20 | V |
| Recommended PWM pin voltage | V _{IN} | PWM_A1,PWM_A2,PWM_B1,PWM_B2 | 0 | 3.3 | 5 | V |
| Recommended pull-up supply voltage | Vpup | NPN Open collector pin | - | - | 18 | V |
| Recommended load resistance | RL | Speaker load | 4 | 8 | - | Ω |

$\textbf{Electrical Characteristics} \ \ \ Ta=25^{\circ}C, \ \ \ \ \ V_D=13V, \ \ \ R_L=8\Omega, \ \ \ L=22\mu H \ (TOKO: \ A7040 HN-220M), \ \ C=0.33\mu F \ (Matsuo: \ 553M6302-334K)$

| Devenuelos | Querrahad | Conditions | | Ratings | | |
|----------------------------|-----------|--|-----|---------|-----|------|
| Parameter | Symbol | | min | typ | max | Unit |
| Quiescent current | ICCO | STBY=H, MUTE=H, f _{IN} =384kHz, Duty=50% | 30 | 38 | 45 | mA |
| Current at MUTE | Imute | STBY=H, MUTE=L, VIN=GND | 2 | 4 | 6 | mA |
| Standby current | Ist | STBY=L, MUTE=L, VIN=GND | - | - | 10 | μA |
| H input voltage | VIH | PWM_A, PWM_B, STBY, MUTE | 2.3 | - | 5.5 | V |
| L input voltage | VIL | PWM_A, PWM_B, STBY, MUTE | 0 | - | 1.0 | V |
| H input current | цн | V _{IN} =5V | - | - | 60 | μA |
| L input current | ΙįL | V _{IN} =GND | -20 | - | - | μA |
| Output pin leakage current | IOFF | NPN Open collector output OFF-stage 5.0V pull-up | - | - | 1 | μA |
| Output pin current | IOL | NPN Open collector output ON-stage, V _{OL} =0.4V | 0.5 | - | - | mA |
| Power Tr ON resistance *1 | Rds ON | Id=1A | - | 220 | - | mΩ |
| Turn ON delay time | td ON | f _{IN} =384kHz, Duty=50% | - | 30 | 50 | ns |
| Turn OFF delay time | td OFF | f _{IN} =384kHz, Duty=50% | - | 30 | 50 | ns |
| Rise-up time | tr | f _{IN} =384kHz, Duty=50% | - | 5 | 20 | ns |
| Fall time | tf | f _{IN} =384kHz, Duty=50% | - | 5 | 20 | ns |

*1 : The maximum power transistor ON resistance(R_DSON) is 270m $\Omega(design \ guarantee \ value).$


Note : The value of these characteristics were measured in Our test environment. The actual value in an end system will vary depending on the printed circuit board pattern, the components used, and other factors.

Electrical Characteristics

(Reference value: The table below shows the reference value when FPGA equivalent to the Our reference model is used.)


| Devenueter | Country of | Conditions | Ratings | | | Linit |
|---------------------------|------------------|--|---------|-----|-----|-------|
| Parameter | Symbol | Conditions | min | typ | max | Unit |
| Output 1 | P _O 1 | THD+N=10%, f _{IN} =1kHz, AES17 | - | 10 | - | W |
| Output 2 | P _O 2 | V _D =16V, THD+N=10%, f _{IN} =1kHz, AES17 | - | 15 | - | W |
| Total harmonic distortion | THD+N | P _O =1W, f _{IN} =1kHz, AES17 | - | 0.1 | - | % |

Note : The value of these characteristics were measured in Our test environment. The actual value in an end system will vary depending on the printed circuit board pattern, the components used, and other factors.




Package Dimensions

unit : mm (typ) 3417




Pin Assignment



Top view


Reference data for thermal design

Overall view of substrate



Mounted on a specified board (Customer bread board rev.1.0): 90.0mm × 70.0 mm × 1.6 mm (two-layer) Material: glass epoxy

Pd max-Ta



- 1. Data of the Exposed Die-Pad (heat spreader) substrate as mounted represents the value in the state where the exposed Die-Pad surface is wet for 90% or more.
- 2. For the set design, derating design should be made while ensuring allowance.
 - Stresses to become an object of derating are the voltage, current, junction temperature, power loss and mechanical stresses including vibration, impact and tension.


Accordingly, these stresses must be as low or small as possible in the design.

Approximate targets for general derating are as follows:

- (1) Maximum value 80% or less for the voltage rating.
- (2) Maximum value 80% or less for the current rating.
- (3) Maximum value 80% or less for the temperature rating.
- 3. After set design, be sure to verify the design with the product.

Also check the soldered state of the Exposed Die-Pad, etc. and verify the reliability of the soldered joint.

If any void or deterioration is observed in these sections, thermal conduction to the substrate is deteriorated, resulting in thermal damage of IC.



Pin Equivalent Circuit

| Pin No. | Pin name | I/O | Description | Equivalent Circuit |
|---------|----------|-----|----------------------|--------------------|
| 1 | STBY | I | Standby mode control | |
| 2 | MUTE | I | Muting control | |

Continued on next page.

| Pin No. Pin name I/O Description 3 SOS I Internal protection circuit detection output (OR of thermal detection, over-current, voltage drop prooffset detection circuit) of an NPN open collector 4 NC1 - Non connection 5 NC2 - Non connection 6 NC3 - Non connection 7 NC4 - Non connection 9 PWM_B1 I PWM input (plus input) of OUT_CH1_P 9 PWM_B2 I PWM input (negative input) of OUT_CH2_N 10 PWM_B2 I PWM input (plus input) of OUT_CH2_N 11 PWM_A2 I PWM input (plus input) of OUT_CH2_N 11 PWM_A2 I PWM input (plus input) of OUT_CH2_N 12 NC5 - Non connection 13 NC6 - Non connection 14 NC7 Non connection Not 15 NC8 - Non connection 18 NC11 - Non connection | |
|---|--------------------|
| 4 NC1 - Non connection 5 NC2 - Non connection 6 NC3 - Non connection 7 NC4 - Non connection 8 PWM_A1 I PWM input (plus input) of OUT_CH1_P 9 PWM_B1 I PWM input (negative input) of OUT_CH1_N 10 PWM_B2 I PWM input (negative input) of OUT_CH2_N 11 PWM_A2 I PWM input (plus input) of OUT_CH2_P 11 PWM_A2 I PWM input (plus input) of OUT_CH2_N 11 PWM_A2 I PWM input (plus input) of OUT_CH2_P 11 PWM_A2 I PWM input (plus input) of OUT_CH2_P 11 PWM_A2 I PWM input (plus input) of OUT_CH2_P 12 NC5 - Non connection 13 NC6 - Non connection 14 NC7 - Non connection 15 NC8 - Non connection 16 NC9 - Non connection 17 NC10 - Non connection< | Equivalent Circuit |
| 5 NC2 - Non connection 6 NC3 - Non connection 7 NC4 - Non connection 8 PWM_A1 I PWM input (plus input) of OUT_CH1_P 9 PWM_B1 I PWM input (negative input) of OUT_CH1_N 10 PWM_B2 I PWM input (negative input) of OUT_CH2_N 11 PWM_A2 I PWM input (plus input) of OUT_CH2_P 11 PWM_A2 I PWM input (plus input) of OUT_CH2_P 11 PWM_A2 I PWM input (plus input) of OUT_CH2_P 11 PWM_A2 I PWM input (plus input) of OUT_CH2_P 11 PWM_A2 I PWM input (plus input) of OUT_CH2_P 11 NC5 - Non connection 13 NC6 - Non connection 14 NC7 - Non connection 15 NC8 - Non connection 16 NC9 - Non connection 17 NC10 - Non connection 18 NC11 - Non connectio | tection, |
| 9PWM_B1IPWM input (negative input) of OUT_CH1_N10PWM_B2IPWM input (negative input) of OUT_CH2_N11PWM_A2IPWM input (plus input) of OUT_CH2_P11PWM_A2IPWM input (plus input) of OUT_CH2_P11PWM_A2Iground12NC5-Non connection13NC6-Non connection14NC7-Non connection15NC8-Non connection16NC9-Non connection17NC10-Non connection18NC11-Non connection19, 20PVD2-Power pin21, 22OUT_CH2_POOutput pin, Channel 2 plus26, 27OUT_CH2_NOOutput pin, Channel 1 minus33, 34OUT_CH1_POOutput pin, Channel 1 plus23BOOT_CH2_PI/OBootstrap I / O pin, channel 2 plus24VDDA2OInternal power supply decoupling capacitor conn | |
| 12 NC5 - Non connection 13 NC6 - Non connection 14 NC7 - Non connection 15 NC8 - Non connection 16 NC9 - Non connection 17 NC10 - Non connection 18 NC11 - Non connection 19, 20 PVD2 - Power pin 21, 22 OUT_CH2_P O Output pin, Channel 2 plus 26, 27 OUT_CH1_N O Output pin, Channel 1 minus 33, 34 OUT_CH1_P O Output pin, Channel 1 plus 23 BOOT_CH2_P I/O Bootstrap I / O pin, channel 2 plus 24 V _{DD} A2 O Internal power supply decoupling capacitor conn | |
| 13NC6-Non connection14NC7-Non connection15NC8-Non connection16NC9-Non connection17NC10-Non connection18NC11-Non connection19, 20PVD2-Power pin21, 22OUT_CH2_POOutput pin, Channel 2 plus26, 27OUT_CH2_NOOutput pin, Channel 1 minus33, 34OUT_CH1_NOOutput pin, Channel 1 plus23BOOT_CH2_PI/OBootstrap I / O pin, channel 2 plus24VDDA2OInternal power supply decoupling capacitor conn | |
| 14NC7-Non connection15NC8-Non connection16NC9-Non connection17NC10-Non connection18NC11-Non connection19, 20PVD2-Power pin21, 22OUT_CH2_POOutput pin, Channel 2 plus26, 27OUT_CH2_NOOutput pin, Channel 1 minus33, 34OUT_CH1_NOOutput pin, Channel 1 minus33, 34OUT_CH1_POOutput pin, Channel 1 plus24VDDA2OInternal power supply decoupling capacitor conn | |
| 15NC8-Non connection16NC9-Non connection17NC10-Non connection18NC11-Non connection19, 20PVD2-Power pin21, 22OUT_CH2_POOutput pin, Channel 2 plus26, 27OUT_CH1_NOOutput pin, Channel 1 minus33, 34OUT_CH1_POOutput pin, Channel 1 plus23BOOT_CH2_PI/OBootstrap I / O pin, channel 2 plus24VDDA2OInternal power supply decoupling capacitor conn | |
| 16 NC9 - Non connection 17 NC10 - Non connection 18 NC11 - Non connection 19, 20 PVD2 - Power pin 21, 22 OUT_CH2_P O Output pin, Channel 2 plus 26, 27 OUT_CH1_N O Output pin, Channel 1 minus 28, 29 OUT_CH1_P O Output pin, Channel 1 minus 33, 34 OUT_CH1_P O Output pin, Channel 1 plus 23 BOOT_CH2_P I/O Bootstrap I / O pin, channel 2 plus 24 V _{DD} A2 O Internal power supply decoupling capacitor conn | |
| 17 NC10 - Non connection 18 NC11 - Non connection 19, 20 PVD2 - Power pin 21, 22 OUT_CH2_P O Output pin, Channel 2 plus 26, 27 OUT_CH1_N O Output pin, Channel 1 minus 33, 34 OUT_CH1_P O Output pin, Channel 1 plus 23 BOOT_CH2_P I/O Bootstrap I / O pin, channel 2 plus 24 V _{DD} A2 O Internal power supply decoupling capacitor conn | |
| 18 NC11 - Non connection 19, 20 PVD2 - Power pin 21, 22 OUT_CH2_P O Output pin, Channel 2 plus 26, 27 OUT_CH2_N O Output pin, Channel 2 minus 28, 29 OUT_CH1_N O Output pin, Channel 1 minus 33, 34 OUT_CH1_P O Output pin, Channel 1 plus 23 BOOT_CH2_P I/O Bootstrap I / O pin, channel 2 plus 24 V _{DD} A2 O Internal power supply decoupling capacitor conn | |
| 19, 20 PVD2 - Power pin 21, 22 OUT_CH2_P O Output pin, Channel 2 plus 26, 27 OUT_CH2_N O Output pin, Channel 2 minus 28, 29 OUT_CH1_N O Output pin, Channel 1 minus 33, 34 OUT_CH1_P O Output pin, Channel 1 minus 23 BOOT_CH2_P I/O Bootstrap I / O pin, channel 2 plus 24 V _{DD} A2 O Internal power supply decoupling capacitor conn | |
| 21, 22 OUT_CH2_P O Output pin, Channel 2 plus 26, 27 OUT_CH2_N O Output pin, Channel 2 minus 28, 29 OUT_CH1_N O Output pin, Channel 1 minus 33, 34 OUT_CH1_P O Output pin, Channel 1 minus 23 BOOT_CH2_P I/O Bootstrap I / O pin, channel 2 plus 24 V _{DD} A2 O Internal power supply decoupling capacitor conn | |
| 26, 27 OUT_CH2_N O Output pin, Channel 2 minus 28, 29 OUT_CH1_N O Output pin, Channel 1 minus 33, 34 OUT_CH1_P O Output pin, Channel 1 minus 23 BOOT_CH2_P I/O Bootstrap I / O pin, channel 2 plus 24 V _{DD} A2 O Internal power supply decoupling capacitor conn | |
| 28, 29 33, 34OUT_CH1_N OUT_CH1_PO O O OOutput pin, Channel 1 minus Output pin, Channel 1 plus23BOOT_CH2_PI/OBootstrap I / O pin, channel 2 plus24VDDA2OInternal power supply decoupling capacitor compared to the | PVD |
| 33, 34 OUT_CH1_P O Output pin, Channel 1 plus 23 BOOT_CH2_P I/O Bootstrap I / O pin, channel 2 plus 24 VDDA2 O Internal power supply decoupling capacitor conn | |
| 24 V _{DD} A2 O Internal power supply decoupling capacitor conn | |
| 24 V _{DD} A2 O Internal power supply decoupling capacitor conn | |
| | |
| | ection |
| 25 BOOT_CH2_N I/O Bootstrap I / O pin, channel 2 minus | |
| 30 BOOT_CH1_N I/O Bootstrap I / O pin, channel 1 minus | |
| 31 V _{DD} A1 O Internal power supply decoupling capacitor conn | ection |
| 32 BOOT_CH1_P I/O Bootstrap I / O pin, channel 1 plus | |
| 35, 36 PVD1 - Power pin | |

Description of functions

System Standby

The built-in 5V regulator is turned ON / OFF by changing over "H" and "L" of "STBY". The regulator is turned OFF with "STBY" at "L" and ON with "STBY" at "H".

This signal also causes initialization of the internal logic initialization with "L" and the normal mode with "H".

MUTE Function


The MUTE function is mainly for muting of the output and for reduction of pop noise at power ON.

Muting the output

The output PWM can be turned ON / OFF by changing over "H" and "L" of "MUTE". The PWM output is stopped (putting all of PWM outputs at high impedance) with "MUTE" at "L" and enters the normal operation mode with "MUTE" at "H".

Sequence at power ON

To reduce the pop noise, turn ON power supply while controlling in the following timing (PWM=BD mode). In particular, all of inputs of PWM must be held at "L" at canceling of MUTE function.




* Please observe the following items for the destruction prevention of the output transistor.

(1) Under all conditions must control the period at the "H" level about the PWM input so as not to become more than 200µs when period of the "H" level MUTE and STBY signals both.

Sequence at power OFF

To reduce the pop noise, turn OFF power supply while controlling in the following timing (PWM=BD mode).




Protection Circuit

LV4924VH incorporates the over-current protection circuit, thermal protection circuit, supply voltage drop protection circuit and output offset detection protection circuit. Activation of any one of these circuits causes the SOS output pin to become active and thus "L".

Over-current protection circuit

This circuit is a protection circuit* to protect the output transistor from the over-current and compatible with any mode of lightning, ground fault, and load short-circuit.

Protection is done when the detection current value (about 6A) set inside IC is reached, forcing the output transistor to remain OFF for about 20µs. After forced OFF, the transistor returns automatically to the normal operation and performs protection again if the over-current continues to flow.




* The over-current protection circuit functions only to avoid the abnormal state, such as output short-circuit, etc., temporarily, and does not guarantee to offer the protection to prevent damage to IC.

Thermal protection circuit

This circuit detects the temperature (150°C or more) inside LSI for protection. While this protection circuit is active, the output Tr is turned OFF on both high- and low-sides, putting the output in the high-impedance state. This operation is also provided with the hysteresis.

Supply voltage drop protection circuit

To avoid unstable operation at low voltages, this circuit monitors the PVD pin voltage and turns ON the amplifier when this voltage exceeds the Attack voltage ($V_D = 7V$ typ.). In addition, to avoid unstable operation when the PVD pin voltage has dropped because of certain reasons, the Recover voltage ($V_D = 6V$ typ.) is set. Both Attack and Recover voltages have the hysteresis (about 1V) to prevent continuous ON / OFF operation of the supply voltage drop protection circuit.




Output offset detection protection circuit

This circuit is a protection circuit intended to alleviate burn of the loudspeakers when DC outputs to the BTL output for a certain period or more.

The circuit detects the case in which each BTL input of each channel continues to disagree (for about 300ms), turns OFF the output Tr on both high- and low-sides, and puts the output in the high-impedance state.


Application Circuit



* $\overline{\text{SOS}}$ of pin 3 is the open collector output.

Therefore, to monitor this output with CPU, it is necessary to pull up (resistor: R1) at power supply of CPU, etc. When the output is not to be used (not to be monitored), it is not necessary to pull-up the resistor.


LV4924VH





Downloaded from Arrow.com.


No.A1997-11/15


LV4924VH











ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized upplication, Buyer shall indemnify and hold SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright aws and is not for resale in any manner.