
#### 

(Notes 1, $Z$ )
Supply Voltage (V <sub>CC</sub> )0.3V to 6V
Analog Input Voltage
(CH0-CH15, COM)–0.3V to (V <sub>CC</sub> + 0.3V)
REF <sup>+</sup> , REF <sup>-</sup> 0.3V to $(V_{CC} + 0.3V)$
ADCINN, ADCINP,
MUXOUTP MUXOUTN0.3V to (V <sub>CC</sub> + 0.3V)
Digital Input Voltage–0.3V to (V <sub>CC</sub> + 0.3V)
Digital Output Voltage $-0.3V$ to $(V_{CC} + 0.3V)$
Operating Temperature Range
LTC2497C
LTC2497I –40°C to 85°C
Storage Temperature Range65°C to 150°C

### PIN CONFIGURATION



### ORDER INFORMATION

LEAD FREE FINISH TAPE AND REEL		PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC2497CUHF#PBF	LTC2497CUHF#TRPBF	2497	38-Lead (5mm $\times$ 7mm) Plastic QFN	0°C to 70°C
LTC2497IUHF#PBF	LTC2497IUHF#TRPBF	2497	38-Lead (5mm $\times$ 7mm) Plastic QFN	-40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/



### **ELECTRICAL CHARACTERISTICS**

PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS	
Resolution (No Missing Codes)	$0.1V \le V_{REF} \le V_{CC}$ , $-FS \le V_{IN} \le +FS$ (Note 5)		16			Bits	
Integral Nonlinearity	$ \begin{array}{l} 5V \leq V_{CC} \leq 5.5V,  V_{REF} = 5V,  V_{IN(CM)} = 2.5V \; (Note \; 6) \\ 2.7V \leq V_{CC} \leq 5.5V,  V_{REF} = 2.5V,  V_{IN(CM)} = 1.25V \; (Note \; 6) \end{array} $	•		2 1	20	ppm of V <sub>REF</sub> ppm of V <sub>REF</sub>	
Offset Error	$2.5V \le V_{REF} \le V_{CC}$ , $GND \le IN^+ = IN^- \le V_{CC}$ (Note 13)			0.5	2.5	μV	
Offset Error Drift	$2.5V \le V_{REF} \le V_{CC}$ , $GND \le IN^+ = IN^- \le V_{CC}$			10		nV/°C	
Positive Full-Scale Error	$2.5V \le V_{REF} \le V_{CC}$ , $IN^+ = 0.75V_{REF}$ , $IN^- = 0.25V_{REF}$				32	ppm of V <sub>REF</sub>	
Positive Full-Scale Error Drift	$2.5V \le V_{REF} \le V_{CC}$ , $IN^+ = 0.75V_{REF}$ , $IN^- = 0.25V_{REF}$			0.1		ppm of V <sub>REF</sub> /°C	
Negative Full-Scale Error	$2.5V \le V_{REF} \le V_{CC}$ , IN <sup>+</sup> = $0.25V_{REF}$ , IN <sup>-</sup> = $0.75V_{REF}$				32	ppm of V <sub>REF</sub>	
Negative Full-Scale Error Drift	$2.5V \le V_{REF} \le V_{CC}$ , $IN^+ = 0.25V_{REF}$ , $IN^- = 0.75V_{REF}$			0.1		ppm of V <sub>REF</sub> /°C	
Total Unadjusted Error	$\begin{array}{l} 5V \leq V_{CC} \leq 5.5V,  V_{REF} = 2.5V,  V_{IN(CM)} = 1.25V \\ 5V \leq V_{CC} \leq 5.5V,  V_{REF} = 5V,  V_{IN(CM)} = 2.5V \\ 2.7V \leq V_{CC} \leq 5.5V,  V_{REF} = 2.5V,  V_{IN(CM)} = 1.25V \end{array}$			15 15 15		ppm of V <sub>REF</sub> ppm of V <sub>REF</sub> ppm of V <sub>REF</sub>	
Output Noise	$\begin{array}{l} 2.7V < V_{CC} < 5.5V, 2.5V \leq V_{REF} \leq V_{CC}, \\ \text{GND} \leq IN^+ = IN^- \leq V_{CC} \ (\text{Note 12}) \end{array}$			0.6		μV <sub>RMS</sub>	

The  $\bullet$  denotes the specifications which apply over the full operating °C (Notes 3.4)

## **CONVERTER CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. (Note 3)

PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
Input Common Mode Rejection DC	$2.5V \le V_{REF} \le V_{CC}$ , $GND \le IN^+ = IN^- \le V_{CC}$ (Note 5)		140			dB
Input Normal Mode Rejection 50Hz/60Hz ±2%	$2.5V \le V_{REF} \le V_{CC}$ , $GND \le IN^+ = IN^- \le V_{CC}$ (Notes 5, 9)	•	87			dB
Reference Common Mode Rejection DC	$2.5V \le V_{REF} \le V_{CC}$ , $GND \le IN^+ = IN^- \le V_{CC}$ (Note 5)	•	120	140		dB
Power Supply Rejection DC	$V_{\text{REF}} = 2.5V$ , $IN^+ = IN^- = GND$			120		dB
Power Supply Rejection, 50Hz ±2%	$V_{REF} = 2.5V, IN^+ = IN^- = GND (Notes 7, 9)$			120		dB
Power Supply Rejection, 60Hz ±2%	$V_{\text{REF}} = 2.5V, IN^+ = IN^- = GND \text{ (Notes 8, 9)}$			120		dB

**ANALOG INPUT AND REFERENCE** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. (Note 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
IN <sup>+</sup>	Absolute/Common Mode IN <sup>+</sup> Voltage (IN <sup>+</sup> Corresponds to the Selected Positive Input Channel)			GND – 0.3V		V <sub>CC</sub> + 0.3V	V
IN <sup>-</sup>	Absolute/Common Mode IN <sup>-</sup> Voltage (IN <sup>-</sup> Corresponds to the Selected Negative Input Channel or COM)			GND – 0.3V		V <sub>CC</sub> + 0.3V	V
V <sub>IN</sub>	Input Voltage Range (IN <sup>+</sup> – IN <sup>-</sup> )	Differential/Single-Ended	•	–FS		+FS	V
FS	Full Scale of the Input (IN <sup>+</sup> – IN <sup>-</sup> )	Differential/Single-Ended	٠	0.5V <sub>REF</sub>			V
LSB	Least Significant Bit of the Output Code		٠	FS/2 <sup>16</sup>			
REF <sup>+</sup>	Absolute/Common Mode REF <sup>+</sup> Voltage		•	0.1		V <sub>CC</sub>	V
REF <sup>-</sup>	Absolute/Common Mode REF <sup>-</sup> Voltage		•	GND		REF+ – 0.1V	V
V <sub>REF</sub>	Reference Voltage Range (REF <sup>+</sup> – REF <sup>-</sup> )		•	0.1		V <sub>CC</sub>	V
CS(IN <sup>+</sup> )	IN <sup>+</sup> Sampling Capacitance				11		pF
CS(IN <sup>-</sup> )	IN <sup>-</sup> Sampling Capacitance				11		pF
CS(V <sub>REF</sub> )	V <sub>REF</sub> Sampling Capacitance				11		pF
I <sub>DC_LEAK(IN<sup>+</sup>)</sub>	IN <sup>+</sup> DC Leakage Current	Sleep Mode, IN <sup>+</sup> = GND		-10	1	10	nA

## **ANALOG INPUT AND REFERENCE** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. (Note 3)

DC_LEAK(IN)	IN <sup>-</sup> DC Leakage Current	Sleep Mode, IN <sup>-</sup> = GND		-10	1	10	nA
I <sub>DC</sub> LEAK(REF <sup>+</sup> )	REF <sup>+</sup> DC Leakage Current	Sleep Mode, $REF^+ = V_{CC}$	•	-100	1	100	nA
I <sub>DC</sub> LEAK(REF)	REF <sup>-</sup> DC Leakage Current	Sleep Mode, REF <sup>-</sup> = GND	•	-100	1	100	nA
tOPEN	MUX Break-Before-Make				50		ns
QIRR	MUX Off Isolation	$V_{IN} = 2V_{P-P} DC to 1.8MHz$			120		dB

# **I<sup>2</sup>C INPUTS AND DIGITAL OUTPUTS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. (Note 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
VIH	High Level Input Voltage			0.7V <sub>CC</sub>			V
V <sub>IL</sub>	Low Level Input Voltage		•			0.3V <sub>CC</sub>	V
V <sub>IHA</sub>	High Level Input Voltage for Address Pins CA0, CA1, CA2, and Pin ${\rm f}_0$		•	0.95V <sub>CC</sub>			V
V <sub>ILA</sub>	Low Level Input Voltage for Address Pins CA0, CA1, CA2					0.05V <sub>CC</sub>	V
R <sub>INH</sub>	Resistance from CA0, CA1, CA2 to $V_{\mbox{CC}}$ to Set Chip Address Bit to 1		•			10	kΩ
R <sub>INL</sub>	Resistance from CA0, CA1, CA2 to GND to Set Chip Address Bit to 0		•			10	kΩ
R <sub>INF</sub>	Resistance from CA0, CA1, CA2 to GND or $V_{CC}$ to Set Chip Address Bit to Float		•	2			MΩ
l <sub>l</sub>	Digital Input Current		•	-10		10	μA
V <sub>HYS</sub>	Hysteresis of Schmidt Trigger Inputs	(Note 5)	•	0.05V <sub>CC</sub>			V
V <sub>OL</sub>	Low Level Output Voltage (SDA)	l = 3mA	•			0.4	V
t <sub>OF</sub>	Output Fall Time V <sub>IH(MIN)</sub> to V <sub>IL(MAX)</sub>	Bus Load C <sub>B</sub> 10pF to 400pF (Note 14)	•	20 + 0.1C <sub>B</sub>		250	ns
I <sub>IN</sub>	Input Leakage	$0.1V_{CC} \le V_{IN} \le V_{CC}$	•			1	μA
C <sub>CAX</sub>	External Capacitative Load on Chip Address Pins (CAO, CA1, CA2) for Valid Float		•			10	pF

# **POWER REQUIREMENTS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. (Note 3)

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS	
V <sub>CC</sub>	Supply Voltage		٠	2.7		5.5	V
Icc	Supply Current	Conversion Current (Note 11) Sleep Mode (Note 11)	•		160 1	275 2	μA μA

### DIGITAL INPUTS AND DIGITAL OUTPUTS The • denotes the specifications which apply over the

full operating temperature range, otherwise specifications are at  $T_A = 25$ °C. (Note 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
f <sub>EOSC</sub>	External Oscillator Frequency Range	(Note 16)	•	10		1000	kHz
t <sub>HEO</sub>	External Oscillator High Period		•	0.125		100	μs
t <sub>LEO</sub>	External Oscillator Low Period		•	0.125		100	μs
t <sub>CONV</sub>	Conversion Time	Internal Oscillator External Oscillator (Note 10)	•	144.1	146.9 41036/f <sub>EOSC</sub> (in kHz)	149.9	ms ms

## I<sup>2</sup>C TIMING CHARACTERISTICS The • denotes the specifications which apply over the full operating

temperature range, otherwise specifications are at  $T_A = 25^{\circ}C$ . (Note 3, 15)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
f <sub>SCL</sub>	SCL Clock Frequency		•	0		400	kHz
t <sub>HD(SDA)</sub>	Hold Time (Repeated) Start Condition		•	0.6			μs
t <sub>LOW</sub>	Low Period of the SCL Pin		•	1.3			μs
t <sub>HIGH</sub>	High Period of the SCL Pin		•	0.6			μs
t <sub>SU(STA)</sub>	Set-Up Time for a Repeated Start Condition		•	0.6			μs
t <sub>HD(DAT)</sub>	Data Hold Time		•	0		0.9	μs
t <sub>SU(DAT)</sub>	Data Set-Up Time		•	100			ns
t <sub>r</sub>	Rise Time for SDA Signals	(Note 14)	•	20 + 0.1C <sub>B</sub>		300	ns
t <sub>f</sub>	Fall Time for SDA Signals	(Note 14)	•	20 + 0.1C <sub>B</sub>		300	ns
t <sub>SU(STO)</sub>	Set-Up Time for Stop Condition		•	0.6			μs

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All voltage values are with respect to GND.

Note 3:  $V_{CC}$  = 2.7V to 5.5V unless otherwise specified.

 $V_{REFCM} = V_{REF}/2$ ,  $F_S = 0.5V_{REF}$ 

 $V_{IN} = IN^+ - IN^-, V_{IN(CM)} = (IN^+ - IN^-)/2,$ 

where  $IN^+$  and  $IN^-$  are the selected input channels.

**Note 4:** Use internal conversion clock or external conversion clock source with  $f_{EOSC} = 307.2$ kHz unless otherwise specified.

Note 5: Guaranteed by design, not subject to test.

**Note 6:** Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

Note 7: f<sub>EOSC</sub> = 256kHz ±2% (external oscillator).

Note 8: f<sub>EOSC</sub> = 307.2kHz ±2% (external oscillator).

**Note 9:** Simultaneous 50Hz/60Hz (internal oscillator) or  $f_{EOSC} = 280$ kHz  $\pm 2\%$  (external oscillator).

**Note 10:** The external oscillator is connected to the  $f_0$  pin. The external oscillator frequency,  $f_{EOSC}$ , is expressed in kHz.

Note 11: The converter uses its internal oscillator.

**Note 12:** The output noise includes the contribution of the internal calibration operations.

Note 13: Guaranteed by design and test correlation.


**Note 14:**  $C_B$  = capacitance of one bus line in pF (10pF  $\leq C_B \leq$  400pF).

Note 15: All values refer to VIH(MIN) and VIL(MAX) levels.

**Note 16:** Refer to Applications Information section for performance versus data rate graphs.





### **TYPICAL PERFORMANCE CHARACTERISTICS**







### **TYPICAL PERFORMANCE CHARACTERISTICS**








Offset Error vs V<sub>REF</sub> 0.3  $V_{CC} = 5V$ REF<sup>-</sup> = GND  $V_{IN} = 0V$ 0.2  $V_{IN(CM)} = GND$  $T_A = 25^{\circ}C$ OFFSET ERROR (ppm OF VREF) 0.1  $f_0 = GND$ 0 -0.1 -0.2 -0.3 0 1 2 3 4 5  $V_{\mathsf{REF}}(\mathsf{V})$ 2497 G10




On-Chip Oscillator Frequency vs  $V_{CC}$ 





### **TYPICAL PERFORMANCE CHARACTERISTICS**





### PIN FUNCTIONS

**GND** (Pins 1, 4, 6, 31, 32, 33, 34): Ground. Multiple ground pins internally connected for optimum ground current flow and  $V_{CC}$  decoupling. Connect each one of these pins to a common ground plane through a low impedance connection. All seven pins must be connected to ground for proper operation.

**SCL (Pin 2):** Serial Clock Pin of the I<sup>2</sup>C Interface. The LTC2497 can only act as a slave and the SCL pin only accepts an external serial clock. Data is shifted into the SDA pin on the rising edges of the SCL clock and output through the SDA pin on the falling edges of the SCL clock.

**SDA (Pin 3):** Bidirectional Serial Data Line of the  $I^2C$  Interface. In the transmitter mode (Read), the conversion result is output through the SDA pin, while in the receiver mode (Write), the device channel select bits are input through the SDA pin. The pin is high impedance during the data input mode and is an open drain output (requires an appropriate pull-up device to V<sub>CC</sub>) during the data output mode.

**NC (Pin 5):** No Connect. This pin can be left floating or tied to GND.

**COM (Pin 7):** The Common Negative Input (IN<sup>-</sup>) for All Single-Ended Multiplexer Configurations. The voltage on CH0-CH15 and COM pins can have any value between GND – 0.3V to  $V_{CC}$  + 0.3V. Within these limits, the two selected inputs (IN<sup>+</sup> and IN<sup>-</sup>) provide a bipolar input range ( $V_{IN} = IN^+ - IN^-$ ) from –0.5 •  $V_{REF}$  to 0.5 •  $V_{REF}$ . Outside this input range, the converter produces unique over-range and under-range output codes.

**CHO to CH15 (Pin 8-Pin 23):** Analog Inputs. May be programmed for single-ended or differential mode.

**MUXOUTP (Pin 24):** Positive Multiplexer Output. Connect to the input of external buffer/amplifier or short directly to ADCINP.

**ADCINP (Pin 25):** Positive ADC Input. Connect to the output of a buffer/amplifier driven by MUXOUTP or short directly to MUXOUTP.

**ADCINN (Pin 26):** Negative ADC Input. Connect to the output of a buffer/amplifier driven by MUXOUTN or short directly to MUXOUTN

**MUXOUTN (Pin 27):** Negative Multiplexer Output. Connect to the input of an external buffer/amplifier or short directly to ADCINN.

 $V_{CC}$  (Pin 28): Positive Supply Voltage. Bypass to GND with a 10µF tantalum capacitor in parallel with a 0.1µF ceramic capacitor as close to the part as possible.

**REF<sup>+</sup>**, **REF<sup>-</sup>** (**Pin 29**, **Pin 30**): Differential Reference Input. The voltage on these pins can have any value between GND and  $V_{CC}$  as long as the reference positive input, REF<sup>+</sup>, remains more positive than the negative reference input, REF<sup>-</sup>, by at least 0.1V. The differential voltage ( $V_{REF}$  = REF<sup>+</sup> – REF<sup>-</sup>) sets the full-scale range for all input channels.

 $f_0$  (Pin 35): Frequency Control Pin. Digital input that controls the internal conversion clock rate. When  $f_0$  is connected to GND, the converter uses its internal oscillator running at 307.2kHz. The conversion clock may also be overridden by driving the  $f_0$  pin with an external clock in order to change the output rate and the digital filter rejection null.


**CAO**, **CA1**, **CA2** (Pins 36, 37, 38): Chip Address Control Pins. These pins are configured as a three-state (LOW, HIGH, Floating) address control bits for the device  $I^2C$ address.

**GND (Exposed Pad Pin 39):** Ground. This pin is ground and must be soldered to the PCB ground plane. For prototyping purposes, this pin may remain floating.





### FUNCTIONAL BLOCK DIAGRAM







#### **CONVERTER OPERATION**

#### **Converter Operation Cycle**

The LTC2497 is a multichannel, low power, delta-sigma analog-to-digital converter with a 2-wire,  $I^2C$  interface. Its operation is made up of four states (see Figure 1). The converter operating cycle begins with the conversion, followed by the sleep state and ends with the data input/output cycle.




Figure 1. State Transition Table

Initially, at power-up, the LTC2497 performs a conversion. Once the conversion is complete, the device enters the sleep state. In the sleep state, power consumption is reduced by two orders of magnitude. The part remains in the sleep state as long it is not addressed for a read/ write operation. The conversion result is held indefinitely in a static shift register while the part is in the sleep state. The device will not acknowledge an external request during the conversion state. After a conversion is finished, the device is ready to accept a read/write request. Once the LTC2497 is addressed for a read operation, the device begins outputting the conversion result under the control of the serial clock (SCL). There is no latency in the conversion result. The data output is 24 bits long and contains a 16-bit plus sign conversion result. Data is updated on the falling edges of SCL allowing the user to reliably latch data on the rising edge of SCL. A new conversion is initiated by a stop condition following a valid write operation or an incomplete read operation. The conversion automatically begins at the conclusion of a complete read cycle (all 24 bits read out of the device).

#### Ease of Use

The LTC2497 data output has no latency, filter settling delay, or redundant data associated with the conversion cycle. There is a one-to-one correspondence between the conversion and the output data. Therefore, multiplexing multiple analog inputs is straightforward. Each conversion, immediately following a newly selected input is valid and accurate to the full specifications of the device.

The LTC2497 automatically performs offset and full-scale calibration every conversion cycle independent of the input channel selected. This calibration is transparent to the user and has no effect on the operation cycle described above. The advantage of continuous calibration is extreme stability of offset and full-scale readings with respect to time, supply voltage variation, input channel, and temperature drift.

#### **Easy Drive Input Current Cancellation**

The LTC2497 combines a high precision, delta-sigma ADC with an automatic, differential, input current cancellation front end. A proprietary front end passive sampling network transparently removes the differential input current. This enables external RC networks and high impedance sensors to directly interface to the LTC2497 without external amplifiers. The remaining common mode input current is eliminated by either balancing the differential input impedances or setting the common mode input equal to the common mode reference (see the Automatic Differential



Input Current Cancellation section). This unique architecture does not require on-chip buffers, thereby enabling signals to swing beyond ground and  $V_{CC}$ . Moreover, the cancellation does not interfere with the transparent offset and full-scale auto-calibration and the absolute accuracy (full scale + offset + linearity + drift) is maintained even with external RC networks.

#### Power-Up Sequence

The LTC2497 automatically enters an internal reset state when the power supply voltage  $V_{CC}$  drops below approximately 2.0V. This feature guarantees the integrity of the conversion result and input channel selection.

When  $V_{CC}$  rises above this threshold, the converter creates an internal power-on-reset (POR) signal with a duration of approximately 4ms. The POR signal clears all internal registers. The conversion immediately following a POR cycle is performed on the input channel IN<sup>+</sup> = CHO, IN<sup>-</sup> = CH1. The first conversion following a POR cycle is accurate within the specification of the device if the power supply voltage is restored to (2.7V to 5.5V) before the end of the POR interval. A new input channel can be programmed into the device during this first data input/output cycle.

#### Reference Voltage Range

This converter accepts a truly differential, external reference voltage. The absolute/common mode voltage range for REF<sup>+</sup> and REF<sup>-</sup> pins covers the entire operating range of the device (GND to V<sub>CC</sub>). For correct converter operation, V<sub>REF</sub> must be positive (REF<sup>+</sup> > REF<sup>-</sup>).

The LTC2497 differential reference input range is 0.1V to  $V_{CC}$ . For the simplest operation, REF<sup>+</sup> can be shorted to  $V_{CC}$  and REF<sup>-</sup> can be shorted to GND. The converter output noise is determined by the thermal noise of the front end circuits. Since the transition noise is well below 1LSB (0.02LSB), a decrease in reference voltage will proportionally improve the converter resolution and improve INL.

#### **Input Voltage Range**

The LTC2497 input measurement range is  $-0.5 \cdot V_{REF}$  to  $+0.5 \cdot V_{REF}$  in both differential and single-ended configurations as shown in Figure 28. Highest linearity is achieved with fully differential drive and a constant common-mode voltage (Figure 28b). Other drive schemes may incur an INL error of approximately 50ppm. This error can be calibrated out using a three point calibration and a second-order curve fit.

The analog inputs are truly differential with an absolute, common mode range for the CH0-CH15 and COM input pins extending from GND – 0.3V to  $V_{CC}$  + 0.3V. Within these limits, the LTC2497 converts the bipolar differential input signal  $V_{IN} = IN^+ - IN^-$  (where IN<sup>+</sup> and IN<sup>-</sup> are the selected input channels), from – FS = – 0.5 • V<sub>REF</sub> to + FS = 0.5 • V<sub>REF</sub> where  $V_{REF}$  = REF<sup>+</sup> - REF<sup>-</sup>. Outside this range, the converter indicates the overrange or the underrange condition using distinct output codes (see Table 1).

Signals applied to the input (CH0-CH15, COM) may extend 300mV below ground and above  $V_{CC}$ . In order to limit any fault current due to input ESD leakage current, resistors of up to 5k may be added in series with the input. The effect of series resistance on the converter accuracy can be evaluated from the curves presented in the Input Current/ Reference Current sections. In addition, series resistors will introduce a temperature dependent error due to input leakage current. A 1nA input leakage current will develop a 1ppm offset error on a 5k resistor if  $V_{REF} = 5V$ . This error has a very strong temperature dependency.

#### MUXOUT/ADCIN

The outputs of the multiplexer (MUXOUTP/MUXOUTN) and the inputs to the ADC (ADCINP/ADCINN) can be used to perform input signal conditioning on any of the selected input channels or simply shorted together for direct digitization. If an external amplifier is used, the LTC2497 automatically calibrates both the offset and drift of this circuit and the Easy Drive sampling scheme enables a wide variety of amplifiers to be used.

In order to achieve optimum performance, if an external amplifier is not used, short these pins directly together (ADCINP to MUXOUTP and ADCINN to MUXOUTN) and minimize their capacitance to ground.

### I<sup>2</sup>C INTERFACE

The LTC2497 communicates through an  $I^2C$  interface. The  $I^2C$  interface is a 2-wire open-drain interface supporting multiple devices and multiple masters on a single bus. The connected devices can only pull the data line (SDA) low and can never drive it high. SDA is required to be externally connected to the supply through a pull-up resistor. When the data line is not being driven, it is high. Data on the  $I^2C$  bus can be transferred at rates up to 100kbits/s in the standard mode and up to 400kbits/s in the fast mode.

Each device on the I<sup>2</sup>C bus is recognized by a unique address stored in that device and can operate either as a transmitter or receiver, depending on the function of the device. In addition to transmitters and receivers, devices can also be considered as masters or slaves when performing data transfers. A master is the device which initiates a data transfer on the bus and generates the clock signals to permit that transfer. Devices addressed by the master are considered a slave.

The LTC2497 can only be addressed as a slave. Once addressed, it can receive channel selection bits or transmit the last conversion result. The serial clock line, SCL, is always an input to the LTC2497 and the serial data line SDA is bidirectional. The device supports the standard mode and the fast mode for data transfer speeds up to 400kbits/s. Figure 2 shows the definition of the I<sup>2</sup>C timing.

#### The Start and Stop Conditions

A Start (S) condition is generated by transitioning SDA from high to low while SCL is high. The bus is considered to be busy after the Start condition. When the data transfer is finished, a Stop (P) condition is generated by transitioning SDA from low to high while SCL is high. The bus is free after a Stop is generated. Start and Stop conditions are always generated by the master.

When the bus is in use, it stays busy if a Repeated Start (Sr) is generated instead of a Stop condition. The repeated Start timing is functionally identical to the Start and is used for writing and reading from the device before the initiation of a new conversion.

#### **Data Transferring**

After the Start condition, the I<sup>2</sup>C bus is busy and data transfer can begin between the master and the addressed slave. Data is transferred over the bus in groups of nine bits, one byte followed by one acknowledge (ACK) bit. The master releases the SDA line during the ninth SCL clock cycle. The slave device can issue an ACK by pulling SDA low or issue a Not Acknowledge (NAK) by leaving the SDA line high impedance (the external pull-up resistor will hold the line high). Change of data only occurs while the clock line (SCL) is low.

#### DATA FORMAT

After a Start condition, the master sends a 7-bit address followed by a read/write (R/W) bit. The R/W bit is 1 for a read request and 0 for a write request. If the 7-bit address matches the hard wired, LTC2497's address (one of 27




Figure 2. Definition of Timing for Fast/Standard Mode Devices on the I<sup>2</sup>C Bus



pin-selectable addresses) the device is selected. When the device is addressed during the conversion state, it will not acknowledge R/W requests and will issue a NAK by leaving the SDA line high. If the conversion is complete, the LTC2497 issues an ACK by pulling the SDA line low.

The LTC2497 has two registers. The output register (24 bits long) contains the last conversion result. The input register (8 bits long) sets the input channel.

#### DATA OUTPUT FORMAT

The output register contains the last conversion result. After each conversion is completed, the device automatically enters the sleep state where the supply current is reduced to 1µA. When the LTC2497 is addressed for a read operation, it acknowledges (by pulling SDA low) and acts as a transmitter. The master/receiver can read up to three bytes from the LTC2497. After a complete read operation (3 bytes), a new conversion is initiated. The device will NAK subsequent read operations while a conversion is being performed.

The data output stream is 24 bits long and is shifted out on the falling edges of SCL (see Figure 3a). The first bit is the conversion result sign bit (SIG) (see Tables 1 and 2). This bit is high if  $V_{IN} \geq 0$  and low if  $V_{IN} < 0$  (where  $V_{IN}$ corresponds to the selected input signal  $IN^+ - IN^-$ ). The second bit is the most significant bit (MSB) of the result. The first two bits (SIG and MSB) can be used to indicate over and under range conditions (see Table 2). If both bits are HIGH, the differential input voltage is equal to or above +FS. If both bits are set low, the input voltage is below –FS. The function of these bits is summarized in Table 2. The 16 bits following the MSB bit are the conversion result in binary two's complement format. The remaining six bits are always 0.

As long as the voltage on the selected input channels (IN<sup>+</sup> and IN<sup>-</sup>) remains between -0.3V and V<sub>CC</sub> + 0.3V (absolute maximum operating range) a conversion result is generated for any differential input voltage  $V_{IN}$  from -FS = -0.5• V<sub>REF</sub> to +FS = 0.5 • V<sub>REF</sub>. For differential input voltages greater than +FS, the conversion result is clamped to the value corresponding to +FS. For differential input voltages below -FS, the conversion result is clamped to the value -FS - 1LSB.

#### Table 2. LTC2497 Status Bits

Input Range	Bit 23 SIG	Bit 22 MSB
$V_{IN} \ge FS$	1	1
$OV \le V_{IN} < FS$	1	0
$-FS \le V_{IN} < 0V$	0	1
V <sub>IN</sub> < -FS	0	0

Table 1. Output Data Format							
Differential Input Voltage V <sub>IN</sub> *	Bit 23 SIG	Bit 22 MSB	Bit 21	Bit 20	Bit 19	 Bit 6 LSB	Bits 5-0 Always 0
$V_{IN}^* \ge FS^{**}$	1	1	0	0	0	 0	000000
FS**-1LSB	1	0	1	1	1	 1	000000
0.5 • FS**	1	0	1	0	0	 0	000000
0.5 • FS** – 1LSB	1	0	0	1	1	 1	000000
0	1	0	0	0	0	 0	000000
-1LSB	0	1	1	1	1	 1	000000
-0.5 • FS**	0	1	1	0	0	 0	000000
–0.5 • FS** – 1LSB	0	1	0	1	1	 1	000000
-FS**	0	1	0	0	0	 0	000000
V <sub>IN</sub> * < -FS**	0	0	1	1	1	 1	000000

#### . . . . . .

\*The differential input voltage  $V_{IN} = IN^+ - IN^-$ . \*\*The full-scale voltage FS = 0.5 •  $V_{BEF}$ .



#### **INPUT DATA FORMAT**

The LTC2497 serial input is 8 bits long and is written into the device in one 8-bit word. SGL, ODD, A2, A1, A0 are used to select the input channel.

After power-up, the device initiates an internal reset cycle which sets the input channel to CH0-CH1 ( $IN^+ = CH0$ ,  $IN^- = CH1$ ). The first conversion automatically begins at power-up using this default input channel. Once the conversion is complete, a new channel may be written into the device.

The first three bits of the input word consist of two preamble bits and one enable bit. These three bits are used to enable the input channel selection. Valid settings for these three bits are 000, 100, and 101. Other combinations should be avoided. If the first three bits are 000 or 100, the following data is ignored (don't care) and the previously selected input channel remains valid for the next conversion.

If the first three bits shifted into the device are 101, then the next five bits select the input channel for the next conversion cycle (see Table 3).

The first input bit (SGL) following the 101 sequence determines if the input selection is differential (SGL = 0) or single-ended (SGL = 1). For SGL = 0, two adjacent channels can be selected to form a differential input. For SGL = 1, one of 16 channels is selected as the positive input. The negative input is COM for all single-ended operations. The remaining four bits (ODD, A2, A1, A0) determine which channel(s) is/are selected and the polarity (for a differential input).





Figure 3a. Timing Diagram for Reading from the LTC2497







#### Table 3. Channel Selection

MUX ADDRESS					CHANNEL SELECTION																
SGL	ODD/ Sign	A2	A1	AO	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	сом
*0	0	0	0	0	IN+	IN-															
0	0	0	0	1			IN+	IN-													
0	0	0	1	0					IN+	IN-											
0	0	0	1	1							IN+	IN-									
0	0	1	0	0									IN+	IN-							
0	0	1	0	1											IN+	IN-					
0	0	1	1	0													IN+	IN-			
0	0	1	1	1															IN+	IN-	
0	1	0	0	0	IN-	IN+															
0	1	0	0	1			IN-	IN+													
0	1	0	1	0					IN-	IN+											
0	1	0	1	1							IN-	IN+									
0	1	1	0	0									IN-	IN+							
0	1	1	0	1	ĺ										IN-	IN+					
0	1	1	1	0													IN-	IN+			
0	1	1	1	1															IN-	IN+	
1	0	0	0	0	IN+																IN-
1	0	0	0	1			IN+														IN-
1	0	0	1	0					IN+												IN-
1	0	0	1	1							IN+										IN-
1	0	1	0	0									IN+								IN-
1	0	1	0	1											IN+						IN-
1	0	1	1	0													IN+				IN-
1	0	1	1	1															IN+		IN-
1	1	0	0	0		IN+															IN-
1	1	0	0	1				IN+													IN-
1	1	0	1	0						IN+											IN-
1	1	0	1	1								IN+									IN-
1	1	1	0	0										IN+							IN-
1	1	1	0	1												IN+	İ				IN-
1	1	1	1	0													İ	IN+			IN-
1	1	1	1	1				1		1				1						IN+	IN-

\*Default at power up



#### Initiating a New Conversion

When the LTC2497 finishes a conversion, it automatically enters the sleep state. Once in the sleep state, the device is ready for a read operation. After the device acknowledges a read request, the device exits the sleep state and enters the data output state. The data output state concludes and the LTC2497 starts a new conversion once a Stop condition is issued by the master or all 24 bits of data are read out of the device.

During the data read cycle, a Stop command may be issued by the master controller in order to start a new conversion and abort the data transfer. This Stop command must be issued during the ninth clock cycle of a byte read when the bus is free (the ACK/NAK cycle).

#### LTC2497 Address

The LTC2497 has three address pins (CA0, CA1, CA2). Each may be tied high, low, or left floating enabling one of 27 possible addresses (see Table 4).

In addition to the configurable addresses listed in Table 4, the LTC2497 also contains a global address (1110111) which may be used for synchronizing multiple LTC2497s or other LTC24XX delta-sigma I<sup>2</sup>C devices, (See Synchronizing Multiple LTC2497s with Global Address Call section).

#### **Operation Sequence**

The LTC2497 acts as a transmitter or receiver, as shown in Figure 4. The device may be programmed to select an input channel, differential or single-ended mode, and channel polarity.

#### **Continuous Read**

In applications where the input channel does not need to change for each cycle, the conversion can be continuously performed and read without a write cycle (see Figure 5). The input channel remains unchanged from the last value written into the device. If the device has not been written to since power up, the channel selection is set to the default value of CHO =  $IN^+$ , CH1 =  $IN^-$ . At the end of a read operation, a new conversion automatically begins. At the

#### Table 4. Address Assignment

LOWLOWLOWO010100LOWLOWHIGH0010110LOWLOWFLOAT0010101LOWHIGHLOW0100110LOWHIGHHIGH0110100LOWHIGHFLOAT0100111LOWFLOATLOW0010111LOWFLOATLOW0010111LOWFLOATHIGH0100101LOWFLOATHIGH0100101LOWFLOATHIGH0100100HIGHLOWLOW1010100HIGHLOWHIGH1100100HIGHHIGHLOW1110100HIGHHIGHHIGH1110101HIGHHIGHHIGH1110101HIGHFLOATHIGH1100101HIGHFLOATHIGH1100101FLOATLOWLOW0110101FLOATLOWHIGH0110101FLOATLOWHIGH0110101FLOATLOWHIGH1000110FLOATHIGHHIGH1010101FLOATHIGHHIGH1010101FLOATHIGHHIGH1000110FLOATHIGHHIGH1000100FLOATHIGHHIGH1000100FLOATHIGHHIGH1000100FLOATHIGHHIGH1000100FLOATFLOATHIGH1000100FLOATFLOATHIGH1000100FLOATFLOATHIGH1000100<	CA2	CA1	CAO	ADDRESS
LOW     LOW     FLOAT     0010101       LOW     HIGH     LOW     0100110       LOW     HIGH     HIGH     0110100       LOW     HIGH     FLOAT     0100111       LOW     HIGH     FLOAT     0100111       LOW     FLOAT     LOW     0010111       LOW     FLOAT     LOW     0010101       LOW     FLOAT     HIGH     0100100       HIGH     LOW     LOW     1010110       HIGH     LOW     HIGH     1100100       HIGH     LOW     HIGH     1100100       HIGH     LOW     FLOAT     1010111       HIGH     LOW     FLOAT     1010100       HIGH     HIGH     LOW     1110100       HIGH     HIGH     HIGH     1110101       HIGH     HIGH     HIGH     1110101       HIGH     FLOAT     LOW     1100110       HIGH     FLOAT     HIGH     1100110       FLOAT     LOW     HIGH	LOW	LOW	LOW	0010100
LOW     HIGH     LOW     0100110       LOW     HIGH     HIGH     0110100       LOW     HIGH     FLOAT     0100111       LOW     FLOAT     LOW     0010111       LOW     FLOAT     LOW     0010111       LOW     FLOAT     HIGH     0100100       LOW     FLOAT     FLOAT     0100100       HIGH     LOW     LOW     1010100       HIGH     LOW     LOW     1010100       HIGH     LOW     HIGH     1100100       HIGH     LOW     HIGH     1100100       HIGH     LOW     FLOAT     1010111       HIGH     HIGH     HIGH     1110100       HIGH     HIGH     HIGH     1110101       HIGH     FLOAT     LOW     1100101       HIGH     FLOAT     HIGH     1100110       HIGH     FLOAT     HIGH     1100110       FLOAT     LOW     LOW     0110111       FLOAT     LOW     FLOAT <td>LOW</td> <td>LOW</td> <td>HIGH</td> <td>0010110</td>	LOW	LOW	HIGH	0010110
LOW     HIGH     HIGH     OI10100       LOW     HIGH     FLOAT     0100111       LOW     FLOAT     LOW     0010111       LOW     FLOAT     HIGH     0100101       LOW     FLOAT     HIGH     0100100       LOW     FLOAT     FLOAT     0100100       HIGH     LOW     LOW     1010100       HIGH     LOW     HIGH     0100100       HIGH     LOW     HIGH     1100100       HIGH     LOW     HIGH     1100100       HIGH     HIGH     110101     1110100       HIGH     HIGH     HIGH     1110100       HIGH     HIGH     HIGH     1110101       HIGH     HIGH     HIGH     1110101       HIGH     FLOAT     LOW     1100101       HIGH     FLOAT     HIGH     1100110       HIGH     FLOAT     HIGH     0110111       HIGH     FLOAT     HIGH     0110111       FLOAT     LOW	LOW	LOW	FLOAT	0010101
LOW     HIGH     FLOAT     0100111       LOW     FLOAT     LOW     0010111       LOW     FLOAT     HIGH     0100101       LOW     FLOAT     FLOAT     0100100       HIGH     LOW     FLOAT     0100100       HIGH     LOW     LOW     1010110       HIGH     LOW     HIGH     1100100       HIGH     LOW     FLOAT     1010111       HIGH     LOW     FLOAT     1010110       HIGH     LOW     FLOAT     1010111       HIGH     HIGH     LOW     1110100       HIGH     HIGH     HIGH     1110101       HIGH     HIGH     HIGH     1110110       HIGH     FLOAT     LOW     1100111       HIGH     FLOAT     HIGH     1100110       FLOAT     LOW     LOW     0110110       FLOAT     LOW     HIGH     0110110       FLOAT     LOW     FLOAT     0110110       FLOAT     HIGH     H	LOW	HIGH	LOW	0100110
LOW     FLOAT     LOW     0010111       LOW     FLOAT     HIGH     0100101       LOW     FLOAT     FLOAT     0100100       HIGH     LOW     LOW     1010100       HIGH     LOW     LOW     1010110       HIGH     LOW     HIGH     1100100       HIGH     LOW     FLOAT     1010111       HIGH     LOW     FLOAT     1010111       HIGH     HIGH     LOW     1110100       HIGH     HIGH     HIGH     1110100       HIGH     HIGH     HIGH     1110101       HIGH     FLOAT     LOW     1100101       HIGH     FLOAT     LOW     1100101       HIGH     FLOAT     HIGH     1100110       FLOAT     LOW     LOW     0110111       FLOAT     LOW     HIGH     0110110       FLOAT     LOW     FLOAT     0110110       FLOAT     LOW     FLOAT     0110111       FLOAT     HIGH     HI	LOW	HIGH	HIGH	0110100
LOW     FLOAT     HIGH     0100101       LOW     FLOAT     FLOAT     O100100       HIGH     LOW     LOW     1010110       HIGH     LOW     HIGH     1100100       HIGH     LOW     HIGH     1100100       HIGH     LOW     FLOAT     1010111       HIGH     LOW     FLOAT     1010111       HIGH     HIGH     LOW     1110100       HIGH     HIGH     HIGH     1110101       HIGH     HIGH     HIGH     1110101       HIGH     HIGH     TLOW     1100101       HIGH     FLOAT     LOW     1100101       HIGH     FLOAT     HIGH     1100110       HIGH     FLOAT     HIGH     1100110       FLOAT     LOW     LOW     0110110       FLOAT     LOW     FLOAT     0110110       FLOAT     LOW     FLOAT     0110110       FLOAT     HIGH     HIGH     1000110       FLOAT     HIGH <t< td=""><td>LOW</td><td>HIGH</td><td>FLOAT</td><td>0100111</td></t<>	LOW	HIGH	FLOAT	0100111
LOW     FLOAT     FLOAT     O100100       HIGH     LOW     LOW     1010110       HIGH     LOW     HIGH     1100100       HIGH     LOW     HIGH     1100100       HIGH     LOW     FLOAT     1010111       HIGH     LOW     FLOAT     1010111       HIGH     HIGH     LOW     1110100       HIGH     HIGH     HIGH     1110101       HIGH     HIGH     FLOAT     1110101       HIGH     FLOAT     LOW     1100101       HIGH     FLOAT     HIGH     1100110       HIGH     FLOAT     HIGH     1100110       FLOAT     LOW     LOW     0110110       FLOAT     LOW     HIGH     0110111       FLOAT     LOW     FLOAT     0110110       FLOAT     LOW     FLOAT     0110110       FLOAT     HIGH     HIGH     1000110       FLOAT     HIGH     HIGH     1010101       FLOAT     HIGH	LOW	FLOAT	LOW	0010111
HIGH     LOW     LOW     1010110       HIGH     LOW     HIGH     1100100       HIGH     LOW     FLOAT     1010111       HIGH     LOW     FLOAT     1010111       HIGH     LOW     FLOAT     1010111       HIGH     HIGH     LOW     1110100       HIGH     HIGH     HIGH     1110101       HIGH     HIGH     FLOAT     1110110       HIGH     FLOAT     LOW     1100101       HIGH     FLOAT     LOW     1100101       HIGH     FLOAT     HIGH     1100110       FLOAT     LOW     LOW     0110110       FLOAT     LOW     HIGH     0110110       FLOAT     LOW     FLOAT     0110110       FLOAT     LOW     FLOAT     0110111       FLOAT     HIGH     HIGH     1000110       FLOAT     HIGH     HIGH     1010101       FLOAT     HIGH     HIGH     1000110       FLOAT     HIGH	LOW	FLOAT	HIGH	0100101
HIGH     LOW     HIGH     1100100       HIGH     LOW     FLOAT     1010111       HIGH     LOW     FLOAT     1010111       HIGH     HIGH     LOW     1110100       HIGH     HIGH     HIGH     1110100       HIGH     HIGH     HIGH     1110101       HIGH     HIGH     FLOAT     1110101       HIGH     FLOAT     LOW     1100101       HIGH     FLOAT     HIGH     1100110       HIGH     FLOAT     HIGH     1100110       FLOAT     LOW     LOW     0110101       FLOAT     LOW     HIGH     0110110       FLOAT     LOW     FLOAT     0110110       FLOAT     LOW     FLOAT     0110110       FLOAT     HIGH     HIGH     1000110       FLOAT     HIGH     HIGH     1010101       FLOAT     HIGH     HIGH     1010100       FLOAT     HIGH     HIGH     1000100  FLOAT     HIGH     HIGH<	LOW	FLOAT	FLOAT	0100100
HIGH     LOW     FLOAT     1010111       HIGH     HIGH     LOW     1110100       HIGH     HIGH     HIGH     1110100       HIGH     HIGH     HIGH     1110101       HIGH     HIGH     FLOAT     1110101       HIGH     FLOAT     LOW     1100101       HIGH     FLOAT     LOW     1100101       HIGH     FLOAT     HIGH     1100110       HIGH     FLOAT     HIGH     1100110       FLOAT     LOW     LOW     0110111       FLOAT     LOW     HIGH     0110111       FLOAT     LOW     FLOAT     0110110       FLOAT     LOW     FLOAT     0110110       FLOAT     HIGH     HIGH     1000110       FLOAT     HIGH     HIGH     1010101       FLOAT     HIGH     FLOAT     1010100       FLOAT     HIGH     FLOAT     1000100       FLOAT     FLOAT     HIGH     1000100       FLOAT     FLOAT <td>HIGH</td> <td>LOW</td> <td>LOW</td> <td>1010110</td>	HIGH	LOW	LOW	1010110
HIGH     HIGH     LOW     1110100       HIGH     HIGH     HIGH     1110101       HIGH     HIGH     HIGH     1110101       HIGH     HIGH     FLOAT     1110101       HIGH     FLOAT     LOW     1100101       HIGH     FLOAT     LOW     1100101       HIGH     FLOAT     HIGH     1100110       FLOAT     LOW     LOW     0110101       FLOAT     LOW     LOW     0110101       FLOAT     LOW     HIGH     0110110       FLOAT     LOW     FLOAT     0110110       FLOAT     LOW     FLOAT     0110110       FLOAT     HIGH     HIGH     1010110       FLOAT     HIGH     HIGH     1000110       FLOAT     HIGH     FLOAT     1010100       FLOAT     HIGH     FLOAT     1000100       FLOAT     FLOAT     HIGH     1000110	HIGH	LOW	HIGH	1100100
HIGH     HIGH     HIGH     1110110       HIGH     HIGH     FLOAT     1110101       HIGH     FLOAT     LOW     1100101       HIGH     FLOAT     LOW     1100101       HIGH     FLOAT     HIGH     1100101       HIGH     FLOAT     HIGH     1100110       FLOAT     LOW     LOW     0110101       FLOAT     LOW     HIGH     0110111       FLOAT     LOW     HIGH     0110111       FLOAT     LOW     FLOAT     0110101       FLOAT     HIGH     LOW     1000110       FLOAT     HIGH     HIGH     1010101       FLOAT     HIGH     HIGH     1010101       FLOAT     HIGH     FLOAT     1010100       FLOAT     HIGH     FLOAT     1000100       FLOAT     FLOAT     HIGH     1000110	HIGH	LOW	FLOAT	1010111
HIGH     HIGH     FLOAT     1110101       HIGH     FLOAT     LOW     1100101       HIGH     FLOAT     LOW     1100101       HIGH     FLOAT     HIGH     1100111       HIGH     FLOAT     HIGH     1100110       FLOAT     LOW     LOW     0110101       FLOAT     LOW     HIGH     0110110       FLOAT     LOW     HIGH     0110110       FLOAT     LOW     FLOAT     0110110       FLOAT     HIGH     LOW     1000110       FLOAT     HIGH     HIGH     1010101       FLOAT     HIGH     HIGH     1010100       FLOAT     HIGH     FLOAT     1000100       FLOAT     FLOAT     LOW     1000100       FLOAT     FLOAT     HIGH     1000100       FLOAT     FLOAT     HIGH     1000110	HIGH	HIGH	LOW	1110100
HIGH     FLOAT     LOW     1100101       HIGH     FLOAT     HIGH     1100111       HIGH     FLOAT     HIGH     1100110       FLOAT     LOW     LOW     0110101       FLOAT     LOW     LOW     0110101       FLOAT     LOW     HIGH     0110111       FLOAT     LOW     FLOAT     0110111       FLOAT     LOW     FLOAT     0110110       FLOAT     HIGH     LOW     1000111       FLOAT     HIGH     HIGH     1010101       FLOAT     HIGH     FLOAT     1010100       FLOAT     FLOAT     LOW     10001100       FLOAT     FLOAT     HIGH     10001100	HIGH	HIGH	HIGH	1110110
HIGH     FLOAT     HIGH     1100111       HIGH     FLOAT     FLOAT     1100110       FLOAT     LOW     LOW     0110101       FLOAT     LOW     HIGH     011011       FLOAT     LOW     HIGH     0110111       FLOAT     LOW     FLOAT     0110110       FLOAT     LOW     FLOAT     0110110       FLOAT     HIGH     LOW     1000111       FLOAT     HIGH     HIGH     1010101       FLOAT     HIGH     FLOAT     1010100       FLOAT     FLOAT     LOW     1000100       FLOAT     FLOAT     HIGH     1000110	HIGH	HIGH	FLOAT	1110101
HIGH     FLOAT     FLOAT     1100110       FLOAT     LOW     LOW     0110101       FLOAT     LOW     HIGH     0110111       FLOAT     LOW     HIGH     0110111       FLOAT     LOW     FLOAT     0110111       FLOAT     LOW     FLOAT     0110110       FLOAT     HIGH     LOW     1000111       FLOAT     HIGH     HIGH     1010100       FLOAT     HIGH     FLOAT     1000100       FLOAT     FLOAT     HIGH     1000110	HIGH	FLOAT	LOW	1100101
FLOAT     LOW     LOW     0110101       FLOAT     LOW     HIGH     0110111       FLOAT     LOW     HIGH     0110111       FLOAT     LOW     FLOAT     0110110       FLOAT     HIGH     LOW     1000111       FLOAT     HIGH     HIGH     1010101       FLOAT     HIGH     FLOAT     1010100       FLOAT     HIGH     LOW     1000100       FLOAT     FLOAT     HIGH     1000110	HIGH	FLOAT	HIGH	1100111
FLOAT     LOW     HIGH     0110111       FLOAT     LOW     FLOAT     0110110       FLOAT     HIGH     LOW     1000111       FLOAT     HIGH     LOW     1000111       FLOAT     HIGH     HIGH     1010101       FLOAT     HIGH     FLOAT     1010100       FLOAT     FLOAT     LOW     1000100       FLOAT     FLOAT     HIGH     1000110	HIGH	FLOAT	FLOAT	1100110
FLOAT     LOW     FLOAT     0110110       FLOAT     HIGH     LOW     1000111       FLOAT     HIGH     HIGH     1010101       FLOAT     HIGH     HIGH     1010101       FLOAT     HIGH     FLOAT     1010100       FLOAT     FLOAT     LOW     1000100       FLOAT     FLOAT     HIGH     1000110	FLOAT	LOW	LOW	0110101
FLOAT     HIGH     LOW     1000111       FLOAT     HIGH     HIGH     1010101       FLOAT     HIGH     FLOAT     1010100       FLOAT     FLOAT     LOW     1000100       FLOAT     FLOAT     HIGH     1000100       FLOAT     FLOAT     HIGH     1000110	FLOAT	LOW	HIGH	0110111
FLOAT     HIGH     HIGH     1010101       FLOAT     HIGH     FLOAT     1010100       FLOAT     FLOAT     LOW     1000100       FLOAT     FLOAT     HIGH     1000110	FLOAT	LOW	FLOAT	0110110
FLOAT     HIGH     FLOAT     1010100       FLOAT     FLOAT     LOW     1000100       FLOAT     FLOAT     HIGH     1000110	FLOAT	HIGH	LOW	1000111
FLOAT     FLOAT     LOW     1000100       FLOAT     FLOAT     HIGH     1000110	FLOAT	HIGH	HIGH	1010101
FLOAT FLOAT HIGH 1000110	FLOAT	HIGH	FLOAT	1010100
	FLOAT	FLOAT	LOW	1000100
FLOAT FLOAT FLOAT 1000101	FLOAT	FLOAT	HIGH	1000110
	FLOAT	FLOAT	FLOAT	1000101

conclusion of the conversion cycle, the next result may be read using the method described above. If the conversion cycle is not concluded and a valid address selects the device, the LTC2497 generates a NAK signal indicating the conversion cycle is in progress.

#### **Continuous Read/Write**


Once the conversion cycle is concluded, the LTC2497 can be written to and then read from using the Repeated Start (Sr) command.



Figure 6 shows a cycle which begins with a data Write, a repeated Start, followed by a Read and concluded with a Stop command. The following conversion begins after all 24 bits are read out of the device or after a Stop command. The following conversion will be performed using the newly programmed data.

## Discarding a Conversion Result and Initiating a New Conversion with Optional Write

At the conclusion of a conversion cycle, a write cycle can be initiated. Once the write cycle is acknowledged, a Stop command will start a new conversion. If a new input channel is required, this data can be written into the device and a Stop command will initiate the next conversion (see Figure 7).





## Synchronizing Multiple LTC2497s with a Global Address Call

In applications where several LTC2497s (or other I<sup>2</sup>C deltasigma ADCs from Linear Technology Corporation) are used on the same I<sup>2</sup>C bus, all converters can be synchronized through the use of a global address call. Prior to issuing the global address call, all converters must have completed a conversion cycle. The master then issues a Start, followed by the global address 1110111, and a write request. All converters will be selected and acknowledge the request. The master then sends a write byte (optional) followed by the Stop command. This will update the channel selection (optional) and simultaneously initiate a start of conversion for all delta-sigma ADCs on the bus (see Figure 8). In order to synchronize multiple converters without changing the channel, a Stop may be issued after acknowledgement of the global write command. Global read commands are not allowed and the converters will NAK a global read request.

#### **Driving the Input and Reference**

The input and reference pins of the LTC2497 are connected directly to a switched capacitor network. Depending on the relationship between the differential input voltage and the differential reference voltage, these capacitors are switched between these four pins. Each time a capacitor is switched between two of these pins, a small amount of charge is transferred. A simplified equivalent circuit is shown in Figure 9.

When using the LTC2497's internal oscillator, the input capacitor array is switched at 123kHz. The effect of the charge transfer depends on the circuitry driving the input/ reference pins. If the total external RC time constant is less than 580ns the errors introduced by the sampling process are negligible since complete settling occurs.




Figure 8. Synchronize Multiple LTC2497s with a Global Address Call



Typically, the reference inputs are driven from a low impedance source. In this case, complete settling occurs even with large external bypass capacitors. The inputs (CH0-CH15, COM), on the other hand, are typically driven from larger source resistances. Source resistances up to 10k may interface directly to the LTC2497 and settle completely; however, the addition of external capacitors at the input terminals in order to filter unwanted noise (anti-aliasing) results in incomplete settling.

The LTC2497 offers two methods of removing these errors. The first is an automatic differential input current cancellation (Easy Drive) and the second is the insertion of an external buffer between the MUXOUT and ADCIN pins, thus isolating the input switching from the source resistance.


#### Automatic Differential Input Current Cancellation

In applications where the sensor output impedance is low (up to  $10k\Omega$  with no external bypass capacitor or up to 500 $\Omega$  with 0.001 $\mu$ F bypass), complete settling of the input occurs. In this case, no errors are introduced and direct digitization is possible.


For many applications, the sensor output impedance combined with external input bypass capacitors produces RC time constants much greater than the 580ns required for 1ppm accuracy. For example, a 10k $\Omega$  bridge driving a 0.1µF capacitor has a time constant an order of magnitude greater than the required maximum.

The LTC2497 uses a proprietary switching algorithm that forces the average differential input current to zero independent of external settling errors. This allows direct digitization of high impedance sensors without the need for buffers.

The switching algorithm forces the average input current on the positive input  $(I_{IN}^+)$  to be equal to the average input current on the negative input  $(I_{IN})$ . Over the complete conversion cycle, the average differential input current  $(I_{IN}^+ - I_{IN}^-)$  is zero. While the differential input current is zero, the common mode input current  $(I_{IN}^{+} + I_{IN}^{-})/2$  is proportional to the difference between the common mode input voltage ( $V_{IN(CM)}$ ) and the common mode reference voltage (V<sub>REF(CM)</sub>).



f<sub>SW</sub> = 0.4 • f<sub>EOSC</sub> EXTERNAL OSCILLATOR







2497fh

In applications where the input common mode voltage is equal to the reference common mode voltage, as in the case of a balanced bridge, both the differential and common mode input current are zero. The accuracy of the converter is not compromised by settling errors.

In applications where the input common mode voltage is constant but different from the reference common mode voltage, the differential input current remains zero while the common mode input current is proportional to the difference between  $V_{IN(CM)}$  and  $V_{REF(CM)}$ . For a reference common mode voltage of 2.5V and an input common mode of 1.5V, the common mode input current is approximately 0.74µA. This common mode input current does not degrade the accuracy if the source impedances tied to IN<sup>+</sup> and IN<sup>-</sup> are matched. Mismatches in source impedance lead to a fixed offset error but do not effect the linearity or full-scale reading. A 1% mismatch in a 1k source resistance leads to a 74µV shift in offset voltage.

In applications where the common mode input voltage varies as a function of the input signal level (single-ended type sensors), the common mode input current varies proportionally with input voltage. For the case of balanced input impedances, the common mode input current effects are rejected by the large CMRR of the LTC2497, leading to little degradation in accuracy. Mismatches in source impedances lead to gain errors proportional to the difference between the common mode input and common mode reference. 1% mismatches in 1k source resistances lead to gain errors on the order of 15ppm. Based on the stability of the internal sampling capacitors and the accuracy of the internal oscillator, a one-time calibration will remove this error.

In addition to the input sampling current, the input ESD protection diodes have a temperature dependent leakage current. This current, nominally 1nA ( $\pm$ 10nA max), results in a small offset shift. A 1k source resistance will create a 1µV typical and a 10µV maximum offset voltage.

#### Automatic Offset Calibration of External Buffers/ Amplifiers

In addition to the Easy Drive input current cancellation, the LTC2497 allows an external amplifier to be inserted between the multiplexer output and the ADC input (see Figure 10). This is useful in applications where balanced source impedances are not possible. One pair of external buffers/amplifiers can be shared between all 17 analog inputs. The LTC2497 performs an internal offset calibration every conversion cycle in order to remove the offset and drift of the ADC. This calibration is performed through a




Figure 10. External Buffers Provide High Impedance Inputs and Amplifier Offsets are Automatically Cancelled.



combination of front end switching and digital processing. Since the external amplifier is placed between the multiplexer and the ADC, it is inside this correction loop. This results in automatic offset correction and offset drift removal of the external amplifier.

The LTC6078 is an excellent amplifier for this function. It operates with supply voltages as low as 2.7V and its noise level is  $18nV/\sqrt{Hz}$ . The Easy Drive input technology of the LTC2497 enables an RC network to be added directly to the output of the LTC6078. The capacitor reduces the magnitude of the current spikes seen at the input to the ADC and the resistor isolates the capacitor load from the op-amp output enabling stable operation. The LTC6078 can also be biased at supply rails beyond those used by the LTC2497. This allows the external sensor to swing rail-to-rail (-0.3V to V<sub>CC</sub> + 0.3V) without the need of external level shift circuitry.

#### 90 $V_{CC} = 5\dot{V}$ 80 $V_{REF} = 5V$ $V_{IN}^{+} = 3.75V$ 70 $V_{IN}^{-} = 1.25V$ $f_0 = GND$ 60 +FS ERROR (ppm) T<sub>A</sub> = 25°C 50 $C_{REF} = 0.01 \mu F$ 40 C<sub>REF</sub> = 0.001µF C<sub>REF</sub> = 100pF 30 $\ddot{C}_{REF} = 0pF$ 20 10 0 -1010 0 100 1k 10k 100k $R_{SOURCE}(\Omega)$ 2497 F11

Figure 11. +FS Error vs  $R_{SOURCE}$  at  $V_{REF}$  (Small  $C_{REF})$ 

#### **Reference Current**

Similar to the analog inputs, the LTC2497 samples the differential reference pins (REF<sup>+</sup> and REF<sup>-</sup>) transferring small amounts of charge to and from these pins, thus producing a dynamic reference current. If incomplete settling occurs (as a function the reference source resistance and reference bypass capacitance) linearity and gain errors are introduced.

For relatively small values of external reference capacitance ( $C_{REF} < 1nF$ ), the voltage on the sampling capacitor settles for reference impedances of many k $\Omega$  (if  $C_{REF} = 100 pF$  up to  $10k\Omega$  will not degrade the performance) (see Figures 11 and 12).

In cases where large bypass capacitors are required on the reference inputs ( $C_{REF} > 0.01 \mu F$ ), full-scale and linearity errors are proportional to the value of the reference resistance. Every ohm of reference resistance produces a full-scale error of approximately 0.5ppm (while operat-




Figure 12. –FS Error vs  $R_{SOURCE}$  at  $V_{REF}$  (Small  $C_{REF})$ 



ing with the internal oscillator) (see Figures 13 and 14). If the input common mode voltage is equal to the reference common mode voltage, a linearity error of approximately 0.67ppm per 100 $\Omega$  of reference resistance results (see Figure 15). In applications where the input and reference common mode voltages are different, the errors increase. A 1V difference in between common mode input and common mode reference results in a 6.7ppm INL error for every 100 $\Omega$  of reference resistance.

In addition to the reference sampling charge, the reference ESD protection diodes have a temperature dependent leakage current. This leakage current, nominally 1nA (±10nA max) results in a small, gain error. A 100 $\Omega$  reference resistance will create a 0.5µV full-scale error.




Figure 13. +FS Error vs R<sub>SOURCE</sub> at V<sub>REF</sub> (Large C<sub>REF</sub>)

#### Normal Mode Rejection and Anti-Aliasing

One of the advantages delta-sigma ADCs offer over conventional ADCs is on-chip digital filtering. Combined with a large oversample ratio, the LTC2497 significantly simplifies anti-aliasing filter requirements. Additionally, the input current cancellation feature allows external low pass filtering without degrading the DC performance of the device.

The SINC<sup>4</sup> digital filter provides excellent normal mode rejection at all frequencies except DC and integer multiples of the modulator sampling frequency ( $f_S$ ). The modulator sampling frequency is  $f_S = 15,360$ Hz while operating with its internal oscillator and  $f_S = f_{EOSC}/20$  when operating with an external oscillator of frequency  $f_{EOSC}$ .




Figure 14. –FS Error vs R<sub>SOURCE</sub> at V<sub>REF</sub> (Large C<sub>REF</sub>)




Figure 15. INL vs Differential Input Voltage and Reference Source Resistance for  $C_{REF}>1\mu F$ 



When using the internal oscillator, the LTC2497 is designed to reject line frequencies. As shown in Figure 16, rejection nulls occur at multiples of frequency  $f_N$ , where  $f_N = 55$ Hz for simultaneous 50Hz/60Hz rejection. Multiples of the modulator sampling rate ( $f_S = f_N \cdot 256$ ) only reject noise to 15dB (see Figure 17); if noise sources are present at these frequencies anti-aliasing will reduce their effects.

The user can expect to achieve this level of performance using the internal oscillator, as shown in Figure 18. Measured values of normal mode rejection are shown superimposed over the theoretical values.

Traditional high order delta-sigma modulators suffer from potential instabilities at large input signal levels. The proprietary architecture used for the LTC2497 third order modulator resolves this problem and guarantees stability with input signals 150% of full scale. In many industrial applications, it is not uncommon to have microvolt level signals superimposed over unwanted error sources with several volts if peak-to-peak noise. Figure 19 shows measurement results for the rejection of a 7.5V peak-to-peak noise source (150% of full scale) applied to the LTC2497. This curve shows that the rejection performance is maintained even in extremely noisy environments.

#### **Output Data Rate**

When using its internal oscillator, the LTC2497 produces up to 7.5 samples per second (sps) with a notch frequency of 60Hz. The actual output data rate depends upon the length of the sleep and data output cycles which are controlled by the user and can be made insignificantly short. When operating with an external conversion clock ( $f_0$  connected to an external oscillator), the LTC2497 output data rate can be increased. The duration of the conversion cycle is 41036/ $f_{EOSC}$ . If  $f_{EOSC} = 307.2$ kHz, the converter behaves as if the internal oscillator is used.




Figure 16. Input Normal Mode Rejection at DC





Figure 17. Input Normal Mode Rejection at  $f_S = 256 \bullet f_N$ 







An increase in  $f_{EOSC}$  over the nominal 307.2kHz will translate into a proportional increase in the maximum output data rate (up to a maximum of 100sps). The increase in output rate leads to degradation in offset, full-scale error, and effective resolution as well as a shift in frequency rejection.

A change in  $f_{EOSC}$  results in a proportional change in the internal notch position. This leads to reduced differential mode rejection of line frequencies. The common mode rejection of line frequencies remains unchanged, thus fully differential input signals with a high degree of symmetry on both the IN<sup>+</sup> and IN<sup>-</sup> pins will continue to reject line frequency noise.





Figure 19. Measure Input Normal Mode Rejection vs Input Frequency with Input Perturbation of 150% (60Hz Notch)

An increase in  $f_{EOSC}$  also increases the effective dynamic input and reference current. External RC networks will continue to have zero differential input current, but the time required for complete settling (580ns for  $f_{EOSC}$  = 307.2kHz) is reduced, proportionally.

Once the external oscillator frequency is increased above 1MHz (a more than 3X increase in output rate) the effectiveness of internal auto calibration circuits begins to degrade. This results in larger offset errors, full-scale errors, and decreased resolution, as shown in Figures 20 to 27.





Downloaded from Arrow.com.









Figure 28. Input Range



### PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.



For more information www.linear.com/LTC2497



### **REVISION HISTORY**


REV	DATE	DESCRIPTION	PAGE NUMBER
Α	7/10	Revised Typical Application drawing	1
		Revised Parameter for VIHA in I <sup>2</sup> C Inputs and Digital Outputs section	4
В	11/14	Clarified performance vs frequency, reduced External Oscillator Max frequency to 1MHz	5, 8, 26
		Clarified Input Voltage Range	3, 12, 27



Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.



### **TYPICAL APPLICATION**



External Buffers Provide High Impedance Inputs and Amplifier Offsets are Automatically Cancelled

### **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LT®1236A-5	Precision Bandgap Reference, 5V	0.05% Max Initial Accuracy, 5ppm/°C Drift
LT1460	Micropower Series Reference	0.075% Max Initial Accuracy, 10ppm/°C Max Drift
LT1790	Micropower SOT-23 Low Dropout Reference Family	0.05% Max Initial Accuracy, 10ppm/°C Max Drift
LTC2400	24-bit, No Latency $\Delta\Sigma$ ADC in SO-8	0.3ppm Noise, 4ppm INL, 10ppm Total Unadjusted Error, 200µA
LTC2410	24-bit, No Latency $\Delta\Sigma$ ADC with Differential Inputs	0.8µV <sub>RMS</sub> Noise, 2ppm INL
LTC2411/LTC2411-1	24-bit, No Latency $\Delta\Sigma$ ADCs with Differential Inputs in MSOP	1.45µV <sub>RMS</sub> Noise, 2ppm INL, Simultaneous 50Hz/60Hz Rejection (LTC2411-1)
LTC2413	24-bit, No Latency $\Delta\Sigma$ ADC with Differential Inputs	Simultaneous 50Hz/60Hz Rejection, 800nV <sub>RMS</sub> Noise
LTC2440	High Speed, Low Noise 24-bit $\Delta\Sigma$ ADC	3.5kHz Output Rate, 200nV <sub>RMS</sub> Noise, 24.6 ENOBs
LTC2442	24-Bit, High Speed, 4-Channel/2-Channel $\Delta\Sigma$ ADC with Integrated Amplifier	8kHz Output Rate, 220nV <sub>RMS</sub> Noise, Simultaneous 50Hz/60Hz Rejection
LTC2449	24-Bit, High Speed, 8-Channel/16-Channel $\Delta\Sigma$ ADC	8kHz Output Rate, 200nV <sub>RMS</sub> Noise, Simultaneous 50Hz/60Hz Rejection
LTC2480/LTC2482/ LTC2484	16-Bit/24-Bit $\Delta\Sigma$ ADCs with Easy Drive Inputs, 600nV_{RMS} Noise, Programmable Gain, and Temperature Sensor	Pin-Compatible with 16-Bit and 24-Bit Versions
LTC2481/LTC2483/ LTC2485	16-Bit/24-Bit $\Delta\Sigma$ ADCs with Easy Drive Inputs, 600nV_{RMS} Noise, I^2C Interface, Programmable Gain, and Temperature Sensor	Pin-Compatible with 16-Bit and 24-Bit Versions
LTC2496	16-Bit 8-/16-Channel $\Delta\Sigma$ ADC with Easy Drive Inputs and SPI Interface	Pin-Compatible with LTC2498/LTC2449
LTC2498	24-bit 8-/16-Channel $\Delta\Sigma$ ADC with Easy Drive Inputs and SPI Interface	Pin-Compatible with LTC2496/LTC2449
LTC2499	24-bit 8-/16-Channel $\Delta\Sigma$ ADC with Easy Drive Inputs and I <sup>2</sup> C Interface, and Temperature Sensor	Pin-Compatible with LTC2497