
## ABSOLUTE MAXIMUM RATINGS

| 0.3V to 7.5V                    |
|---------------------------------|
| 0.3V to 7.5V                    |
| $.3V \text{ to } V_{CC} + 0.3V$ |
| 125°C                           |
| -65°C to 150°C                  |
|                                 |

| Operating Temperature Range          |      |         |
|--------------------------------------|------|---------|
| LTC1661C                             | 0°C  | to 70°C |
| LTC1661I                             | 40°C | to 85°C |
| Lead Temperature (Soldering, 10 sec) |      | 300°C   |

### PACKAGE/ORDER INFORMATION



Consult factory for Military grade parts.

**ELECTRICAL CHARACTERISTICS** The ullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^{\circ}C$ .  $V_{CC} = 2.7V$  to 5.5V,  $V_{REF} \le V_{CC}$ ,  $V_{OUT}$  Unloaded unless otherwise noted.

| SYMBOL           | PARAMETER                                | CONDITIONS   |   | MIN | TYP       | MAX             | UNITS    |
|------------------|--|--|---|-----|-----------|-----------------|----------|
| Accuracy         |  |  |   |     |           |                 |          |
|                  | Resolution                               |  | • | 10  |           |                 | Bits     |
|                  | Monotonicity                             | $1V \le V_{REF} \le V_{CC} - 0.1V$ (Note 2)                    | • | 10  |           |                 | Bits     |
| DNL              | Differential Nonlinearity                | $1V \le V_{REF} \le V_{CC} - 0.1V$ (Note 2)                    | • |     | ±0.1      | ±0.75           | LSB      |
| INL              | Integral Nonlinearity                    | $1V \le V_{REF} \le V_{CC} - 0.1V$ (Note 2)                    | • |     | ±0.4      | ±2              | LSB      |
| V <sub>OS</sub>  | Offset Error                             | Measured at Code 20  | • |     | ±5        | ±30             | mV       |
|                  | V <sub>OS</sub> Temperature Coefficient  |  |   |     | ±15       |                 | μV/°C    |
| FSE              | Full-Scale Error                         | V <sub>CC</sub> = 5V, V <sub>REF</sub> = 4.096V                | • |     | ±1        | ±12             | LSB      |
|                  | Full-Scale Error Temperature Coefficient |  |   |     | ±30       |                 | μV/°C    |
| PSR              | Power Supply Rejection                   | V <sub>REF</sub> = 2.5V  |   |     | 0.18      |                 | LSB/V    |
| Reference        | e Input                                  |  |   |     |           |                 | •        |
|                  | Input Voltage Range                      |  | • | 0   |           | V <sub>CC</sub> | V        |
|                  | Resistance                               | Active Mode  | • | 140 | 260       |                 | kΩ       |
|                  | Capacitance                              |  | • |     | 15        |                 | pF       |
| I <sub>REF</sub> | Reference Current                        | Sleep Mode   | • |     | 0.001     | 1               | μА       |
| Power Su         | pply                                     | ·  |   |     |           |                 |          |
| V <sub>CC</sub>  | Positive Supply Voltage                  | For Specified Performance                                      | • | 2.7 |           | 5.5             | V        |
| I <sub>CC</sub>  | Supply Current                           | V <sub>CC</sub> = 5V (Note 3)<br>V <sub>CC</sub> = 3V (Note 3) | • |     | 120<br>95 | 195<br>154      | μA<br>μA |
|                  |  | Sleep Mode (Note 3)  |   |     | 1         | 3               | μΑ       |

# 

| SYMBOL          | PARAMETER                    | CONDITIONS   |   | MIN        | TYP          | MAX        | UNITS        |
|-----------------|------------------------------|--|---|------------|--------------|------------|--------------|
| DC Perfor       | mance                        |  |   |            |              |            |              |
|                 | Short-Circuit Current Low    | $V_{OUT} = 0V$ , $V_{CC} = V_{REF} = 5V$ , $Code = 1023$         | • | 10         | 25           | 100        | mA           |
|                 | Short-Circuit Current High   | $V_{OUT} = V_{CC} = V_{REF} = 5V$ , Code = 0                     | • | 7          | 19           | 120        | mA           |
| AC Perfor       | mance                        |  |   |            |              |            |              |
|                 | Voltage Output Slew Rate     | Rising (Notes 4, 5)<br>Falling (Notes 4, 5)                      |   |            | 0.60<br>0.25 |            | V/μs<br>V/μs |
|                 | Voltage Output Settling Time | To ±0.5LSB (Notes 4, 5)  |   |            | 30           |            | μs           |
|                 | Capacitive Load Driving      |  |   |            | 1000         |            | pF           |
| Digital I/C     | )                            |  |   |            |              |            |              |
| V <sub>IH</sub> | Digital Input High Voltage   | V <sub>CC</sub> = 2.7V to 5.5V<br>V <sub>CC</sub> = 2.7V to 3.6V | • | 2.4<br>2.0 |              |            | V            |
| V <sub>IL</sub> | Digital Input Low Voltage    | V <sub>CC</sub> = 4.5V to 5.5V<br>V <sub>CC</sub> = 2.7V to 5.5V | • |            |              | 0.8<br>0.6 | V            |
| I <sub>LK</sub> | Digital Input Leakage        | V <sub>IN</sub> = GND to V <sub>CC</sub>                         | • |            |              | ±10        | μА           |
| C <sub>IN</sub> | Digital Input Capacitance    | (Note 6)   | • |            |              | 10         | pF           |

# TIMING CHARACTERISTICS range, otherwise specifications are at $T_A = 25^{\circ}C$ .

The  $\bullet$  denotes the specifications which apply over the full operating temperature

| SYMBOL          | PARAMETER                          | CONDITIONS           |   | MIN | TYP | MAX  | UNITS    |
|-----------------|------------------------------------|----------------------|---|-----|-----|------|----------|
| $V_{CC} = 4.5V$ | to 5.5V                            |                      |   |     |     |      | <u> </u> |
| t <sub>1</sub>  | D <sub>IN</sub> Valid to SCK Setup |                      | • | 40  | 15  |      | ns       |
| $t_2$           | D <sub>IN</sub> Valid to SCK Hold  |                      | • | 0   | -10 |      | ns       |
| t <sub>3</sub>  | SCK High Time                      | (Note 6)             | • | 30  | 14  |      | ns       |
| t <sub>4</sub>  | SCK Low Time                       | (Note 6)             | • | 30  | 14  |      | ns       |
| t <sub>5</sub>  | CS/LD Pulse Width                  | (Note 6)             | • | 80  | 27  |      | ns       |
| t <sub>6</sub>  | LSB SCK High to CS/LD High         | (Note 6)             | • | 30  | 2   |      | ns       |
| t <sub>7</sub>  | CS/LD Low to SCK High              | (Note 6)             | • | 20  | -21 |      | ns       |
| t <sub>9</sub>  | SCK Low to CS/LD Low               | (Note 6)             | • | 0   | -5  |      | ns       |
| t <sub>11</sub> | CS/LD High to SCK Positive Edge    | (Note 6)             | • | 20  | 0   |      | ns       |
|                 | SCK Frequency                      | Square Wave (Note 6) | • |     |     | 16.7 | MHz      |
| $V_{CC} = 2.7V$ | to 5.5V                            |                      |   |     |     |      |          |
| t <sub>1</sub>  | D <sub>IN</sub> Valid to SCK Setup | (Note 6)             | • | 60  | 20  |      | ns       |
| t <sub>2</sub>  | D <sub>IN</sub> Valid to SCK Hold  | (Note 6)             | • | 0   | -10 |      | ns       |
| t <sub>3</sub>  | SCK High Time                      | (Note 6)             | • | 50  | 15  |      | ns       |
| t <sub>4</sub>  | SCK Low Time                       | (Note 6)             | • | 50  | 15  |      | ns       |
| t <sub>5</sub>  | CS/LD Pulse Width                  | (Note 6)             | • | 100 | 30  |      | ns       |
| t <sub>6</sub>  | LSB SCK High to CS/LD High         | (Note 6)             | • | 50  | 3   |      | ns       |
| t <sub>7</sub>  | CS/LD Low to SCK High              | (Note 6)             | • | 30  | -14 |      | ns       |
| t <sub>9</sub>  | SCK Low to CS/LD Low               | (Note 6)             | • | 0   | -5  |      | ns       |
| t <sub>11</sub> | CS/LD High to SCK Positive Edge    | (Note 6)             | • | 30  | 0   |      | ns       |
|                 | SCK Frequency                      | Square Wave (Note 6) | • |     |     | 10   | MHz      |

**Note 1:** Absolute maximum ratings are those values beyond which the life of a device may be impaired.

**Note 2:** Nonlinearity and monotonicity are defined from code 20 to code 1023 (full scale). See Applications Information.



### TIMING CHARACTERISTICS

Note 3: Digital inputs at OV or  $V_{CC}$ .


Note 4: Load is  $10k\Omega$  in parallel with 100pF.


Note 5:  $V_{CC} = V_{REF} = 5V$ . DAC switched between  $0.1V_{FS}$  and  $0.9V_{FS}$ ,


i.e., codes k = 102 and k = 922.


Note 6: Guaranteed by design and not subject to test.


## TYPICAL PERFORMANCE CHARACTERISTICS


















# TYPICAL PERFORMANCE CHARACTERISTICS












**Supply Current vs** 





## TIMING DIAGRAM





### PIN FUNCTIONS

CS/LD (Pin 1): Serial Interface Chip Select/Load Input. When  $\overline{\text{CS}}/\text{LD}$  is low, SCK is enabled for shifting data on D<sub>IN</sub> into the register. When  $\overline{\text{CS}}/\text{LD}$  is pulled high, SCK is disabled and the operation(s) specified in the Control code, A3-A0, is (are) performed. CMOS and TTL compatible.

**SCK (Pin 2):** Serial Interface Clock Input. CMOS and TTL compatible.

 $D_{IN}$  (Pin 3): Serial Interface Data Input. Input word data on the  $D_{IN}$  pin is shifted into the 16-bit register on the rising edge of SCK. CMOS and TTL compatible.

**REF (Pin 4):** Reference Voltage Input.  $0V \le V_{REF} \le V_{CC}$ .

 $V_{OUT\ A}$ ,  $V_{OUT\ B}$  (Pins 8,5): DAC Analog Voltage Outputs. The output range is

$$0 \le V_{OUTA}, V_{OUTB} \le V_{REF} \left(\frac{1023}{1024}\right)$$

 $V_{CC}$  (Pin 6): Supply Voltage Input. 2.7V ≤  $V_{CC}$  ≤ 5.5V.

GND (Pin 7): System Ground.

### **DEFINITIONS**

**Differential Nonlinearity (DNL):** The difference between the measured change and the ideal 1LSB change for any two adjacent codes. The DNL error between any two codes is calculated as follows:

DNL = 
$$(\Delta V_{OUT} - LSB)/LSB$$

Where  $\Delta V_{OUT}$  is the measured voltage difference between two adjacent codes.

**Full-Scale Error (FSE):** The deviation of the actual full-scale voltage from ideal. FSE includes the effects of offset and gain errors (see Applications Information).

Integral Nonlinearity (INL): The deviation from a straight line passing through the endpoints of the DAC transfer curve (Endpoint INL). Because the output cannot go below zero, the linearity is measured between full scale and the lowest code which guarantees the output will be greater than zero. The INL error at a given input code is calculated as follows:

$$INL = [V_{OUT} - V_{OS} - (V_{FS} - V_{OS})(code/1023)]/LSB$$

Where  $V_{\text{OUT}}$  is the output voltage of the DAC measured at the given input code.

**Least Significant Bit (LSB):** The ideal voltage difference between two successive codes.

$$LSB = V_{REF}/1024$$

**Resolution (n):** Defines the number of DAC output states (2<sup>n</sup>) that divide the full-scale range. Resolution does not imply linearity.

**Voltage Offset Error (V\_{OS}):** Nominally, the voltage at the output when the DAC is loaded with all zeros. A single supply DAC can have a true negative offset, but the output cannot go below zero (see Applications Information).

For this reason, single supply DAC offset is measured at the lowest code that guarantees the output will be greater than zero.

### **OPERATION**

#### **Transfer Function**

The transfer function for the LTC1661 is:

$$V_{OUT(IDEAL)} = \left(\frac{k}{1024}\right) V_{REF}$$

where k is the decimal equivalent of the binary DAC input code D9-D0 and V<sub>REF</sub> is the voltage at REF (Pin 6).

#### Power-On Reset

The LTC1661 positively clears the outputs to zero scale when power is first applied, making system initialization consistent and repeatable.


#### **Power Supply Sequencing**

The voltage at REF (Pin 4) must not ever exceed the voltage at  $V_{CC}$  (Pin 6) by more than 0.3V. Particular care should be taken in the power supply turn-on and turn-off sequences to assure that this limit is observed. See Absolute Maximum Ratings.

#### Serial Interface

See Table 1. The 16-bit Input word consists of the 4-bit Control code, the 10-bit Input code and two don't-care bits.

Table 1. LTC1661 Input Word



After the Input word is loaded into the register (see Figure 1), it is internally converted from serial to parallel format. The parallel 10-bit-wide Input code data path is then buffered by two latch registers.

The first of these, the Input Register, is used for loading new input codes. The second buffer, the DAC Register, is used for updating the DAC outputs. Each DAC has its own 10-bit Input Register and 10-bit DAC Register.

By selecting the appropriate 4-bit Control code (see Table 2) it is possible to perform single operations, such as loading one DAC or changing Power-Down status (Sleep/Wake). In addition, some Control codes perform two or more operations at the same time. For example, one such code loads DAC A, updates both outputs and Wakes the part up. The DACs can be loaded separately or together, but the outputs are always updated together.

### **Register Loading Sequence**

See Figure 1. With CS/LD held low, data on the  $D_{IN}$  input is shifted into the 16-bit Shift Register on the positive edge of SCK. The 4-bit Control code, A3-A0, is loaded first, then the 10-bit Input code, D9-D0, ordered MSB-to-LSB in each case. Two don't-care bits, X1 and X0, are loaded last. When the full 16-bit Input word has been shifted in,  $\overline{CS}/LD$  is pulled high, causing the system to respond according to Table 2. The clock is disabled internally when  $\overline{CS}/LD$  is high. Note: SCK must be low when  $\overline{CS}/LD$  is pulled low.

### Sleep Mode

DAC control code  $1110_b$  is reserved for the special Sleep instruction (see Table 2). In this mode, the digital parts of the circuit stay active while the analog sections are disabled; static power consumption is greatly reduced. The reference input and analog outputs are set in a high impedance state and all DAC settings are retained in memory so that when Sleep mode is exited, the outputs of DACs not updated by the Wake command are restored to their last active state.

Sleep mode is initiated by performing a load sequence using control code  $1110_b$  (the DAC input code D9-D0 is ignored).

To save instruction cycles, the DACs may be prepared with new input codes during Sleep (control codes  $0001_b$  and  $0010_b$ ); then, a single command ( $1000_b$ ) can be used both to wake the part and to update the output values.



# **OPERATION**

Table 2. DAC Control Functions

|    | CONTROL |    | CONTROL |  |                | INPUT REGISTER | DAC REGISTER   | POWER-DOWN STATUS |  |
|----|---------|----|---------|--|----------------|----------------|--|-------------------|--|
| A3 | A2      | A1 | Α0      | STATUS                                     | STATUS         | (SLEEP/WAKE)   | COMMENTS   |                   |  |
| 0  | 0       | 0  | 0       | No Change                                  | No Update      | No Change      | No Operation. Power-Down Status Unchanged (Part Stays In Wake or Sleep Mode)   |                   |  |
| 0  | 0       | 0  | 1       | Load DAC A                                 | No Update      | No Change      | Load Input Register A with Data. DAC Outputs<br>Unchanged. Power-Down Status Unchanged   |                   |  |
| 0  | 0       | 1  | 0       | Load DAC B                                 | No Update      | No Change      | Load Input Register B with Data. DAC Outputs Unchanged. Power-Down Status Unchanged  |                   |  |
| 0  | 0       | 1  | 1       |  | Reserved       |                |  |                   |  |
| 0  | 1       | 0  | 0       |  | Reserved       |                |  |                   |  |
| 0  | 1       | 0  | 1       |  | Reserved       |                |  |                   |  |
| 0  | 1       | 1  | 0       |  | Reserved       |                |  |                   |  |
| 0  | 1       | 1  | 1       |  | Reserved       |                |  |                   |  |
| 1  | 0       | 0  | 0       | No Change                                  | Update Outputs | Wake           | Load Both DAC Regs with Existing Contents of Input Regs. Outputs Update. Part Wakes Up   |                   |  |
| 1  | 0       | 0  | 1       | Load DAC A                                 | Update Outputs | Wake           | Load Input Reg A. Load DAC Regs with New Contents of Input Reg A and Existing Contents of Reg B. Outputs Update. Part Wakes Up |                   |  |
| 1  | 0       | 1  | 0       | Load DAC B                                 | Update Outputs | Wake           | Load Input Reg B. Load DAC Regs with Existing Contents of Input Reg A and New Contents of Reg B. Outputs Update. Part Wakes Up |                   |  |
| 1  | 0       | 1  | 1       |  | Reserved       |                |  |                   |  |
| 1  | 1       | 0  | 0       |  | Reserved       |                |  |                   |  |
| 1  | 1       | 0  | 1       | No Change                                  | No Update      | Wake           | Part Wakes Up. Input and DAC Regs Unchanged. DAC Outputs Reflect Existing Contents of DAC Regs                                 |                   |  |
| 1  | 1       | 1  | 0       | No Change                                  | No Update      | Sleep          | Part Goes to Sleep. Input and DAC Regs Unchanged. DAC Outputs Set to High Impedance State                                      |                   |  |
| 1  | 1       | 1  | 1       | Load DACs A, B<br>with Same<br>10-Bit Code | Update Outputs | Wake           | Load Both Input Regs. Load Both DAC Regs with New Contents of Input Regs. Outputs Update. Part Wakes Up                        |                   |  |




Figure 1. Register Loading Sequence

### **OPERATION**

#### **Voltage Outputs**

Each of the rail-to-rail output amplifiers contained in the LTC1661 can typically source or sink up to 5mA ( $V_{CC}$  = 5V). The outputs swing to within a few millivolts of either supply when unloaded and have an equivalent output resistance of 85 $\Omega$  (typical) when driving a load to the rails. The output amplifiers are stable driving capacitive loads up to 1000pF.

A small resistor placed in series with the output can be used to achieve stability for any load capacitance. A  $1\mu F$  load can be successfully driven by inserting a  $20\Omega$  resistor in series with the  $V_{OUT}$  pin. A  $2.2\mu F$  load needs only a  $10\Omega$  resistor, and a  $10\mu F$  electrolytic capacitor can be used without any resistor (the equivalent series resistance of the capacitor itself provides the required small resistance). In any of these cases, larger values of resistance, capacitance or both may be substituted for the values given.

#### Rail-to-Rail Output Considerations

In any rail-to-rail DAC, the output swing is limited to voltages within the supply range.

If the DAC offset is negative, the output for the lowest codes limits at 0V as shown in Figure 2b.

Similarly, limiting can occur near full scale when the REF pin is tied to  $V_{CC}$ . If  $V_{REF} = V_{CC}$  and the DAC full-scale error (FSE) is positive, the output for the highest codes limits at  $V_{CC}$  as shown in Figure 2c. No full-scale limiting can occur if  $V_{REF}$  is less than  $V_{CC}$  – FSE.

Offset and linearity are defined and tested over the region of the DAC transfer function where no output limiting can occur.





Figure 2. Effects of Rail-to-Rail Operation On a DAC Transfer Curve. (a) Overall Transfer Function (b) Effect of Negative Offset for Codes Near Zero Scale (c) Effect of Positive Full-Scale Error for Input Codes Near Full Scale When V<sub>REF</sub> = V<sub>CC</sub>



### TYPICAL APPLICATIONS



FOR VALUES SHOWN,  $\Delta V_H, \ \Delta V_L \ \text{ADJUSTMENT RANGE} = \pm 250 \text{mV}$   $\Delta V_H, \ \Delta V_L \ \text{STEP SIZE} = 500 \mu \text{V}$ 

Figure 3. Pin Driver V<sub>H</sub> and V<sub>L</sub> Adjustment in ATE Applications






Figure 4. Using the LTC1258 and the LTC1661 In a Single Li-Ion Battery Application

# PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.

#### MS8 Package 8-Lead Plastic MSOP

(LTC DWG # 05-08-1660)






- \* DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE
- \*\* DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE


### N8 Package 8-Lead PDIP (Narrow 0.300)

(LTC DWG # 05-08-1510)



\*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm)

### TYPICAL APPLICATION



FOR VALUES SHOWN,  $\Delta V_H$ ,  $\Delta V_L$  ADJUSTMENT RANGE =  $\pm 250$ mV  $\Delta V_H$ ,  $\Delta V_I$  STEP SIZE =  $500\mu V$ 

Pin Driver V<sub>H</sub> and V<sub>L</sub> Adjustment in ATE Applications

### **RELATED PARTS**

| PART NUMBER      | DESCRIPTION   | COMMENTS  |
|------------------|---|---|
| LTC1446/LTC1446L | Dual 12-Bit V <sub>OUT</sub> DACs in SO-8 Package with Internal Reference                             | LTC1446: V <sub>CC</sub> = 4.5V to 5.5V, V <sub>OUT</sub> = 0V to 4.095V<br>LTC1446L: V <sub>CC</sub> = 2.7V to 5.5V, V <sub>OUT</sub> = 0V to 2.5V |
| LTC1448          | Dual 12-Bit V <sub>OUT</sub> DAC in SO-8 Package  | $V_{CC}$ = 2.7V to 5.5V, External Reference Can Be Tied to $V_{CC}$   |
| LTC1454/LTC1454L | Dual 12-Bit V <sub>OUT</sub> DACs in SO-16 Package with Added Functionality                           | LTC1454: V <sub>CC</sub> = 4.5V to 5.5V, V <sub>OUT</sub> = 0V to 4.095V<br>LTC1454L: V <sub>CC</sub> = 2.7V to 5.5V, V <sub>OUT</sub> = 0V to 2.5V |
| LTC1458/LTC1458L | Quad 12-Bit Rail-to-Rail Output DACs with Added Functionality   | LTC1458: V <sub>CC</sub> = 4.5V to 5.5V, V <sub>OUT</sub> = 0V to 4.095V<br>LTC1458L: V <sub>CC</sub> = 2.7V to 5.5V, V <sub>OUT</sub> = 0V to 2.5V |
| LTC1659          | Single Rail-to-Rail 12-Bit V <sub>OUT</sub> DAC in 8-Lead MSOP Package V <sub>CC</sub> : 2.7V to 5.5V | Low Power Multiplying $V_{OUT}$ DAC. Output Swings from GND to REF. REF Input Can Be Tied to $V_{CC}$   |
| LTC1663          | Single 10-Bit V <sub>OUT</sub> DAC in SOT-23 Package  | V <sub>CC</sub> = 2.7V to 5.5V, Internal Reference, 60μA  |
| LTC1665/LTC1660  | Octal 8/10-Bit V <sub>OUT</sub> DAC in 16-Pin Narrow SSOP   | V <sub>CC</sub> = 2.7V to 5.5V, Micropower, Rail-to-Rail Output   |