Absolute Maximum Ratings Note 1

Supply Voltage: V+ – V	3.0V
Input Voltage V 0.2 to V+ +	- 0.2
Input Current: +IN, -IN, SHDN Note 2 ±1	0mA
Output Current: OUT±4	5mA
Output Short-Circuit Duration Note 3 Indef	inite

Operating Temperature Range......-40°C to 125°C Maximum Junction Temperature....... 150°C Storage Temperature Range...... -65°C to 150°C Lead Temperature (Soldering, 10 sec) 260°C

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The inputs are protected by ESD protection diodes to each power supply. If the input extends more than 500mV beyond the power supply, the input current should be limited to less than 10mA.

Note 3: A heat sink may be required to keep the junction temperature below the absolute maximum. This depends on the power supply voltage and how many amplifiers are shorted. Thermal resistance varies with the amount of PC board metal connected to the package. The specified values are for short traces connected to the leads.

ESD, Electrostatic Discharge Protection

Symbol	Parameter	Condition	Minimum Level	Unit
HBM	Human Body Model ESD	MIL-STD-883H Method 3015.8	8	kV
MM	Machine Model ESD	JEDEC-EIA/JESD22-A115	500	V
CDM	Charged Device Model ESD	JEDEC-EIA/JESD22-C101E	2	kV

Order and MSL Information

Model Name	Order Number	Package	Transport Media, Quantity	Marking Information	MSL Level
LMV321TP	LMV321TP-CR	5-Pin SC70	Tape and Reel, 3000	AC4YW (1)	MSL 3
LIVIV 32 I I F	LMV321TP-TR	5-Pin SOT23	Tape and Reel, 3000	AT4YW (1)	MSL 3
	LMV358TP-SR	8-Pin SOIC	Tape and Reel, 4000	A42S	MSL 3
LMV358TP	LMV358TP-VR	8-Pin MSOP	Tape and Reel, 3000	A42V	MSL 3
	LMV358TP-FR	8-Pin DFN	Tape and Reel, 3000	A42	MSL 3
	LMV324TP-SR	14-Pin SOIC	Tape and Reel, 2500	A44S	MSL 3
LMV324TP	LMV324TP-TR	14-Pin TSSOP	Tape and Reel, 3000	A44T	MSL 3

Note (1): 'YW' is date coding scheme. 'Y' stands for calendar year, and 'W' stands for single workweek coding scheme.

5V Electrical Characteristics

The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 27^{\circ}C$. $V_{SUPPLY} = 5V$, $V_{CM} = V_{OUT} = V_{SUPPLY}/2$, $R_L = 100K\Omega$, $C_L = 100pF$

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Vos	Input Offset Voltage	V _{CM} = V _{SUPPLY} /2	•	-3.5	±0.1	+3.5	mV
Vos TC	Input Offset Voltage Drift				0.6		μV/°C
I _B	Input Bias Current				1.0		pА
los	Input Offset Current				1.0		pА
Vn	Input Voltage Noise	f = 0.1Hz to 10Hz			5.6		μV _{P-P}
en	Input Voltage Noise Density	f = 1kHz f = 10kHz			39 23		nV/√Hz
R _{IN}	Input Resistance			>100			GΩ
CIN	Input Capacitance	Differential Common Mode			1.5 3.0		pF
CMRR	Common Mode Rejection Ratio	V _{CM} = 0.1V to 4.9V	•	80	110		dB
V _{CM}	Common-mode Input Voltage Range		•	-0.1		5.1	V
PSRR	Power Supply Rejection Ratio		•	80	102		dB
A _{VOL}	Open-Loop Large Signal Gain	$V_{OUT} = 2.5V$, $R_{LOAD} = 100k\Omega$	•	80	102		dB
		$V_{OUT} = 0.1V \text{ to } 4.9V, R_{LOAD} = 100k\Omega$	•	72	102		
V_{OL}	Output Swing from Supply Rail	$R_{LOAD} = 100k\Omega$			5		mV
Isc	Output Short-Circuit Current	Sink or source current			45		mA
lq	Quiescent Current per Amplifier		•		40	51	μΑ
PM	Phase Margin	$R_{LOAD} = 100k\Omega$, $C_{LOAD} = 100pF$			66		0
GM	Gain Margin	$R_{LOAD} = 100k\Omega$, $C_{LOAD} = 100pF$			-15		dB
GBWP	Gain-Bandwidth Product	f = 1kHz			1.27		MHz
	Settling Time, 1.5V to 3.5V,	0.1%			2.3		
4	Unity Gain	0.01%			2.8		μs
ts	Settling Time, 2.45V to 2.55V,	0.1%			0.33		μs
	Unity Gain	0.01%			0.38		
SR	Slew Rate	A_V = 1, V_{OUT} = 1.5V to 3.5V, C_{LOAD} = 100pF, R_{LOAD} = 100kΩ			0.9		V/µs
FPBW	Full Power Bandwidth	2V _{P-P}			140		kHz
THD+N	Total Harmonic Distortion and Noise	$f=1kHz$, $A_V=1$, $R_L=100kΩ$, $V_{OUT}=2V_{PP}$ $f=10kHz$, $A_V=1$, $R_L=100kΩ$, $V_{OUT}=2V_{PP}$			-105 -90		dB

Note: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

The inputs are protected by ESD protection diodes to each power supply. If the input extends more than 500mV beyond the power supply, the input current should be limited to less than 10mA.


A heat sink may be required to keep the junction temperature below the absolute maximum rating when the output is shorted indefinitely.

Thermal resistance varies with the amount of PC board metal connected to the package. The specified values are for short traces connected to the leads.


Full power bandwidth is calculated from the slew rate FPBW = $SR/\pi \cdot V_{P\text{-}P\text{-}}$

Typical Performance Characteristics


Small-Signal Step Response, 100mV Step




Large-Signal Step Response, 2V Step




Open-Loop Gain and Phase




Phase Margin vs. C_{LOAD} (Stable for Any C_{LOAD})



Input Voltage Noise Spectral Density




Common-Mode Rejection Ratio




Typical Performance Characteristics


Over-Shoot Voltage, C_{LOAD} = 40nF, Gain = +1




Over-Shoot % vs. C_{LOAD} , Gain = -1, RFB = $20k\Omega$




Over-Shoot Voltage, C_{LOAD} =40nF, Gain= -1, RFB=100k Ω




Small-Signal Over-Shoot % vs. C_{LOAD}, Gain = +1



Power-Supply Rejection Ratio




V_{IN} = -0.2V to 5.7V, No Phase Reversal




Typical Performance Characteristics


Quiescent Supply Current vs. Temperature




Open-Loop Gain vs. Temperature




Quiescent Supply Current vs. Supply Voltage




Short-Circuit Current vs. Supply Voltage



Input Offset Voltage Distribution




Closed-Loop Output Impedance vs. Frequency




Typical Performance Characteristics

THD+Noise, Gain = +1, V_{IN} = 1kHz, V_{PP} = 2V



THD+Noise, Gain = +1, V_{IN} = 20kHz, V_{PP} = 2V



Pin Functions

IN: Inverting Input of the Amplifier. Voltage range of this pin can go from $V^- - 0.1V$ to $V^+ + 0.1V$.

+IN: Non-Inverting Input of Amplifier. This pin has the same voltage range as –IN.

+Vs: Positive Power Supply. Typically the voltage is from 2.1V to 5.25V. Split supplies are possible as long as the voltage between V+ and V– is between 2.1V and 5.25V. A bypass capacitor of $0.1\mu F$ as close to the part as possible should be used between power supply pins or between supply pins and ground.

 $^{-}$ Vs: Negative Power Supply. It is normally tied to ground. It can also be tied to a voltage other than ground as long as the voltage between V⁺ and V⁻ is from 2.1V to 5.25V. If it is not connected to ground, bypass it with a capacitor of 0.1μF as close to the part as possible.

OUT: Amplifier Output. The voltage range extends to within millivolts of each supply rail.

The exposed thermal pad of DFN package should be left floated.

Operation

The LMV321TP/358TP/324TP input signal range extends beyond the negative and positive power supplies. The output can even extend all the way to the negative supply. The input stage is comprised of two CMOS differential amplifiers, a PMOS stage and NMOS stage that are active over different ranges of common mode input voltage. The

Class-AB control buffer and output bias stage uses a proprietary compensation technique to take full advantage of the process technology to drive very high capacitive loads. This is evident from the transient over shoot measurement plots in the Typical Performance Characteristics.

Applications Information

Low Supply Voltage and Low Power Consumption

The LMV321TP/358TP/324TP of operational amplifiers can operate with power supply voltages from 2.1V to 6.0V. Each amplifier draws only 40µA quiescent current. The low supply voltage capability and low supply current are ideal for portable applications demanding HIGH CAPACITIVE LOAD DRIVING CAPABILITY and WIDE BANDWIDTH. The LMV321TP/358TP/324TP is optimized for wide bandwidth low power applications. They have an industry leading high GBWP to power ratio and are unity gain stable for ANY CAPACITIVE load. When the load capacitance increases, the increased capacitance at the output pushed the non-dominant pole to lower frequency in the open loop frequency response, lowering the phase and gain margin. Higher gain configurations tend to have better capacitive drive capability than lower gain configurations due to lower closed loop bandwidth and hence higher phase margin.

Low Input Referred Noise

The LMV321TP/358TP/324TP provides a low input referred noise density of 39nV/ $\sqrt{}$ Hz at 1kHz. The voltage noise will grow slowly with the frequency in wideband range, and the input voltage noise is typically 5.6 μ V_{P-P} at the frequency of 0.1Hz to 10Hz.

Low Input Offset Voltage

The LMV321TP/358TP/324TP has a low offset voltage of 3.5mV maximum which is essential for precision applications. The offset voltage is trimmed with a proprietary trim algorithm to ensure low offset voltage for precision signal processing requirement.

Low Input Bias Current

The LMV321TP/358TP/324TP is a CMOS OPA family and features very low input bias current in pA range. The low input bias current allows the amplifiers to be used in applications with high resistance sources. Care must be taken to minimize PCB Surface Leakage. See below section on "PCB Surface Leakage" for more details.



PCB Surface Leakage

In applications where low input bias current is critical, Printed Circuit Board (PCB) surface leakage effects need to be considered. Surface leakage is caused by humidity, dust or other contamination on the board. Under low humidity conditions, a typical resistance between nearby traces is $10^{12}\Omega$. A 5V difference would cause 5pA of current to flow, which is greater than the LMV321TP/358TP/324TP OPA's input bias current at +27°C (±1pA, typical). It is recommended to use multi-layer PCB layout and route the OPA's -IN and +IN signal under the PCB surface.

The effective way to reduce surface leakage is to use a guard ring around sensitive pins (or traces). The guard ring is biased at the same voltage as the sensitive pin. An example of this type of layout is shown in Figure 1 for Inverting Gain application.

- 1. For Non-Inverting Gain and Unity-Gain Buffer:
 - a) Connect the non-inverting pin (V_{IN}+) to the input with a wire that does not touch the PCB surface.
 - b) Connect the guard ring to the inverting input pin (V_{IN}-). This biases the guard ring to the Common Mode input voltage.
- 2. For Inverting Gain and Trans-impedance Gain Amplifiers (convert current to voltage, such as photo detectors):
 - a) Connect the guard ring to the non-inverting input pin (V_{IN+}) . This biases the guard ring to the same reference voltage as the op-amp (e.g., $V_{DD}/2$ or ground).
 - b) Connect the inverting pin (V_{IN}-) to the input with a wire that does not touch the PCB surface.




Figure 1

Ground Sensing and Rail to Rail Output

The LMV321TP/358TP/324TP has excellent output drive capability, delivering over 10mA of output drive current. The output stage is a rail-to-rail topology that is capable of swinging to within 5mV of either rail. Since the inputs can go 100mV beyond either rail, the op-amp can easily perform 'True Ground Sensing'.

The maximum output current is a function of total supply voltage. As the supply voltage to the amplifier increases, the output current capability also increases. Attention must be paid to keep the junction temperature of the IC below 150°C when the output is in continuous short-circuit. The output of the amplifier has reverse-biased ESD diodes connected to each supply. The output should not be forced more than 0.5V beyond either supply, otherwise current will flow through these diodes.

ESD

The LMV321TP/358TP/324TP has reverse-biased ESD protection diodes on all inputs and output. Input and out pins cannot be biased more than 200mV beyond either supply rail.

Feedback Components and Suppression of Ringing

Care should be taken to ensure that the pole formed by the feedback resistors and the parasitic capacitance at the inverting input does not degrade stability. For example, in a gain of +2 configuration with gain and feedback resistors of 10k, a poorly designed circuit board layout with parasitic capacitance of 5pF (part +PC board) at the amplifier's inverting input will cause the amplifier to ring due to a pole formed at 3.2MHz. An additional capacitor of 5pF across the feedback resistor as shown in Figure 2 will eliminate any ringing.

Careful layout is extremely important because low power signal conditioning applications demand high-impedance circuits. The layout should also minimize stray capacitance at the OPA's inputs. However some stray capacitance may be unavoidable and it may be necessary to add a 2pF to 10pF capacitor across the feedback resistor. Select the smallest capacitor value that ensures stability.




Figure 2

Driving Large Capacitive Load

The LMV321TP/358TP/324TP of OPA is designed to drive large capacitive loads. Refer to Typical Performance Characteristics for "Phase Margin vs. Load Capacitance". As always, larger load capacitance decreases overall phase margin in a feedback system where internal frequency compensation is utilized. As the load capacitance increases, the feedback loop's phase margin decreases, and the closed-loop bandwidth is reduced. This produces gain peaking in the frequency response, with overshoot and ringing in output step response. The unity-gain buffer (G = +1V/V) is the most sensitive to large capacitive loads.

When driving large capacitive loads with the LMV321TP/358TP/324TP (e.g., > 200 pF when G = +1V/V), a small series resistor at the output (R_{ISO} in Figure 3) improves the feedback loop's phase margin and stability by making the output load resistive at higher frequencies.




Figure 3

Power Supply Layout and Bypass

The LMV321TP/358TP/324TP OPA's power supply pin (V_{DD} for single-supply) should have a local bypass capacitor (i.e., $0.01\mu F$ to $0.1\mu F$) within 2mm for good high frequency performance. It can also use a bulk capacitor (i.e., $1\mu F$ or larger) within 100mm to provide large, slow currents. This bulk capacitor can be shared with other analog parts.

Ground layout improves performance by decreasing the amount of stray capacitance and noise at the OPA's inputs and outputs. To decrease stray capacitance, minimize PC board lengths and resistor leads, and place external components as close to the op amps' pins as possible.

Proper Board Layout

To ensure optimum performance at the PCB level, care must be taken in the design of the board layout. To avoid leakage currents, the surface of the board should be kept clean and free of moisture. Coating the surface creates a barrier to moisture accumulation and helps reduce parasitic resistance on the board.

Keeping supply traces short and properly bypassing the power supplies minimizes power supply disturbances due to output current variation, such as when driving an ac signal into a heavy load. Bypass capacitors should be connected as closely as possible to the device supply pins. Stray capacitances are a concern at the outputs and the inputs of the amplifier. It is recommended that signal traces be kept at least 5mm from supply lines to minimize coupling.

A variation in temperature across the PCB can cause a mismatch in the Seebeck voltages at solder joints and other points where dissimilar metals are in contact, resulting in thermal voltage errors. To minimize these thermocouple effects, orient resistors so heat sources warm both ends equally. Input signal paths should contain matching numbers and types of components, where possible to match the number and type of thermocouple junctions. For example, dummy components such as zero value resistors can be used to match real resistors in the opposite input path. Matching components should be located in close proximity and should be oriented in the same manner. Ensure leads are of equal length so that thermal conduction is in equilibrium. Keep heat sources on the PCB as far away from amplifier input circuitry as is practical.

The use of a ground plane is highly recommended. A ground plane reduces EMI noise and also helps to maintain a constant temperature across the circuit board.

Instrumentation Amplifier

The LMV321TP/358TP/324TP OPA is well suited for conditioning sensor signals in battery-powered applications. Figure 4 shows a two op-amp instrumentation amplifier, using the LMV321TP/358TP/324TP OPA.

The circuit works well for applications requiring rejection of Common Mode noise at higher gains. The reference voltage (V_{REF}) is supplied by a low-impedance source. In single voltage supply applications, V_{REF} is typically $V_{DD}/2$.




Figure 4

Gain-of-100 Amplifier Circuit

Figure 5 shows a Gain-of-100 amplifier circuit using two LMV321TP/358TP/324TP OPAs. It draws 74uA total current from supply rail, and has a -3dB frequency at 100kHz. Figure 6 shows the small signal frequency response of the circuit.




Figure 5: 100kHz, 74µA Gain-of-100 Amplifier




Figure 6: Frequency response of 100kHz, 74uA Gain-of-100 Amplifier

Buffered Chemical Sensor (pH) Probe

The LMV321TP/358TP/324TP OPA has input bias current in the pA range. This is ideal in buffering high impedance chemical sensors such as pH probe. As an example, the circuit in Figure 7 eliminates expansive low-leakage cables that that is required to connect pH probe to metering ICs such as ADC, AFE and/or MCU. A LMV321TP/358TP/324TP OPA and a lithium battery are housed in the probe assembly. A conventional low-cost coaxial cable can be used to carry OPA's output signal to subsequent ICs for pH reading.




Figure 7: Buffer pH Probe

Two-Pole Micro-power Sallen-Key Low-Pass Filter

Figure 8 shows a micro-power two-pole Sallen-Key Low-Pass Filter with 400Hz cut-off frequency. For best results, the filter's cut-off frequency should be 8 to 10 times lower than the OPA's crossover frequency. Additional OPA's phase margin shift can be avoided if the OPA's bandwidth-to-signal ratio is greater than 8. The design equations for the 2-pole Sallen-Key low-pass filter are given below with component values selected to set a 400Hz low-pass filter cutoff frequency:




Figure 8

Portable Gas Sensor Amplifier

Gas sensors are used in many different industrial and medical applications. Gas sensors generate a current that is proportional to the percentage of a particular gas concentration sensed in an air sample. This output current flows through a load resistor and the resultant voltage drop is amplified. Depending on the sensed gas and sensitivity of the sensor, the output current can be in the range of tens of microamperes to a few milli-amperes. Gas sensor datasheets often specify a recommended load resistor value or a range of load resistors from which to choose.

There are two main applications for oxygen sensors – applications which sense oxygen when it is abundantly present (that is, in air or near an oxygen tank) and those which detect traces of oxygen in parts-per-million concentration. In medical applications, oxygen sensors are used when air quality or oxygen delivered to a patient needs to be monitored. In fresh air, the concentration of oxygen is 20.9% and air samples containing less than 18% oxygen are considered dangerous. In industrial applications, oxygen sensors are used to detect the absence of oxygen; for example, vacuum-packaging of food products.

The circuit in Figure 9 illustrates a typical implementation used to amplify the output of an oxygen detector. With the components shown in the figure, the circuit consumes less than $37\mu A$ of supply current ensuring that small form-factor single- or button-cell batteries (exhibiting low mAh charge ratings) could last beyond the operating life of the oxygen sensor. The precision specifications of these amplifiers, such as their low offset voltage, low TC-Vos, low input bias current, high CMRR, and high PSRR are other factors which make these amplifiers excellent choices for this application.





Figure 9


Package Outline Dimensions

SC70-5 /SOT-353



	Dimensions		Dimensions		
Symbol	In Milli	meters	In Inches		
	Min	Max	Min	Max	
Α	0.900	1.100	0.035	0.043	
A1	0.000	0.100	0.000	0.004	
A2	0.900	1.000	0.035	0.039	
b	0.150	0.350	0.006	0.014	
С	0.080	0.150	0.003	0.006	
D	2.000	2.200	0.079	0.087	
Е	1.150	1.350	0.045	0.053	
E1	2.150	2.450	0.085	0.096	
е	0.650T	ΥP	0.026T	ΥP	
e1	1.200	1.400	0.047	0.055	
L	0.525REF		0.021R	EF	
L1	0.260	0.460	0.010	0.018	
θ	0°	8°	0°	8°	


SOT23-5



	Dimensions		Dimensions		
Symbol	In Millimeters		In Inches		
	Min	Max	Min	Max	
А	1.050	1.250	0.041	0.049	
A1	0.000	0.100	0.000	0.004	
A2	1.050	1.150	0.041	0.045	
b	0.300	0.400	0.012	0.016	
С	0.100	0.200	0.004	0.008	
D	2.820	3.020	0.111	0.119	
E	1.500	1.700	0.059	0.067	
E1	2.650	2.950	0.104	0.116	
е	0.950T	YP	0.037T	YP	
e1	1.800	2.000	0.071	0.079	
L	0.700REF		0.028R	EF	
L1	0.300	0.460	0.012	0.024	
θ	0°	8°	0°	8°	
			,		


Package Outline Dimensions

SOIC-8



	Dimensions		Dimensions In		
Symbol	In Millimeters		Inches		
	Min	Max	Min	Max	
Α	1.350	1.750	0.053	0.069	
A1	0.100	0.250	0.004	0.010	
A2	1.350	1.550	0.053	0.061	
В	0.330	0.510	0.013	0.020	
С	0.190	0.250	0.007	0.010	
D	4.780	5.000	0.188	0.197	
Е	3.800	4.000	0.150	0.157	
E1	5.800	6.300	0.228	0.248	
е	1.270TYP		0.050TYP		
L1	0.400	1.270	0.016	0.050	
θ	0°	8°	0°	8°	


MSOP-8



Symbol	Dimensions In Millimeters		Dimensions In Inches		
	Min	Max	Min	Max	
Α	0.800	1.200	0.031	0.047	
A1	0.000	0.200	0.000	0.008	
A2	0.760	0.970	0.030	0.038	
b	0.30 TYP	0.30 TYP		0.012 TYP	
С	0.15 TYP		0.006 TYP		
D	2.900	3.100	0.114	0.122	
е	0.65 TYP	0.65 TYP			
Е	2.900	3.100	0.114	0.122	
E1	4.700	5.100	0.185	0.201	
L1	0.410	0.650	0.016 0.020		
θ	0°	6°	0° 6°		


Package Outline Dimensions

DFN-8



Package Outline Dimensions

SOIC-14



Package Outline Dimensions

TSSOP-14

