#### **LC79401KNE**

#### **Specifications**

Absolute Maximum Ratings at  $Ta = 25\pm2^{\circ}C$ ,  $V_{SS} = 0V$ 

Parameter	Symbol	Conditions	Ratings	unit
Maximum supply voltage (Logic)	V <sub>DD</sub> max		-0.3 to +7.0	V
Maximum supply voltage (LCD)	V <sub>DD</sub> -V <sub>EE</sub> max	*1	0 to 35	V
Maximum input voltage	V <sub>I</sub> max		-0.3 to V <sub>DD</sub> +0.3	V
Storage temperature	Tstg		-40 to +125	°C

Note \*1 V<sub>DD</sub>≥V1>V3>V4>V<sub>EE</sub>, V<sub>DD</sub>-V3≤7V, V4-V<sub>EE</sub>≤7V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

#### Allowable Operating Ranges at Ta = -20 to +85°C, $V_{SS} = 0V$

Parameter	Symbol	Co	onditions	min	typ	max	unit
Supply voltage (Logic)	V <sub>DD</sub>			2.7		5.5	V
Supply voltage (LCD)	V <sub>DD</sub> -V <sub>EE</sub>	*2, 3		12		32	V
Input high level voltage	VIH	DI1 to DI4, CP, LC	0.8V <sub>DD</sub>			V	
Input low level voltage	V <sub>IL</sub>	DI1 to DI4, CP, LC			0.2V <sub>DD</sub>	٧	
CP Shift clock	fCP	СР				6.0	MHz
CP pulse width	tWC	СР		50			ns
LOAD pulse width	t <sub>WL</sub>	LOAD		50			ns
Setup time	<sup>t</sup> SETUP	DI1 to DI4 → CP		30			ns
Hold time	tHOLD	DI1 to DI4 $\rightarrow$ CP	V <sub>DD</sub> =2.7 to 4.5V	40			ns
			V <sub>DD</sub> =4.5 to 5.5V	30			ns
$CP \to LOAD$	t <sub>CL</sub>	$CP \to LOAD$		80			ns
$LOAD \to CP$	tLC1	$LOAD \to CP$		110			ns
	tLC2	$LOAD \to CP$	V <sub>DD</sub> =2.7 to 4.5V	30			ns
			V <sub>DD</sub> =4.5 to 5.5V	15			ns
CP and LOAD rise time	t <sub>R</sub>	CP, LOAD				*4	ns
CP and LOAD fall time	t <sub>F</sub>	CP, LOAD				*4	ns

Note \*2 V<sub>DD</sub>≥V1>V3>V4>V<sub>EE</sub>, V<sub>DD</sub>-V3≤7V, V4-V<sub>EE</sub>≤7V

- \*3 When the power is turned on, either the logic system power must be turned on before the LCD drive system power or else they must both be turned on at the same time. When the power is turned off, either the LCD drive system power must be turned off before the logic system power, or else both must be turned off at the same time.
- \*4 The CP and LOAD rise time (t<sub>R</sub>) and the CP and LOAD fall time (t<sub>F</sub>) must satisfy equations (1) and (2) below at the same time.

(1) 
$$t_R$$
,  $t_F < \frac{1}{2f_{CP}} - t_{WC}$  (2)  $t_R$ ,  $t_F < 50$ ns

## **LC79401KNE**

**Electrical Characteristics** at  $Ta = 25\pm2^{\circ}C$ ,  $V_{DD} = 2.7$  to 5.5V

Parameter	Symbol	Conditions	min	typ	max	unit
Input high level current	IH	V <sub>IN</sub> =V <sub>DD</sub> , LOAD, CP, CDI, R/L, DI1 to DI4, M, DISPOFF			1	μΑ
Input low level current	I <sub>IL</sub>	V <sub>IN</sub> =V <sub>SS</sub> , LOAD, CP, CDI, R/L, DI1 to DI4, M, DISPOFF	-1			μΑ
Output high level voltage	Vон	I <sub>OH</sub> =-400μA, CDO	V <sub>DD</sub> -0.4			V
Output low level voltage	V <sub>OL</sub>	I <sub>OL</sub> =400μA, CDO			0.4	V
Driver on resistance	R <sub>ON</sub> (1)	V <sub>DD</sub> -V <sub>EE</sub> =30V,   V <sub>DE</sub> -V <sub>O</sub>   =0.5V: O1 to O80 *5		0.6	1.5	kΩ
	R <sub>ON</sub> (2)	V <sub>DD</sub> -V <sub>EE</sub> =20V,  V <sub>DE</sub> -V <sub>O</sub>  =0.5V: O1 to O80 *5		0.7	2.0	kΩ
Standby current drain	I <sub>ST</sub>	CDI=V <sub>DD</sub> , V <sub>DD</sub> -V <sub>EE</sub> =30V, CP=6.0MHz, Output unloaded: V <sub>SS</sub>			200	μΑ
Operating current drain	I <sub>SS</sub> *6	V <sub>DD</sub> -V <sub>EE</sub> =30V, CP=6MHz, LOAD=14kHz, M=35Hz: V <sub>SS</sub>			4.0	mA
	I <sub>EE</sub> *7	V <sub>DD</sub> -V <sub>EE</sub> =30V, CP=6MHz, LOAD=14kHz, M=35Hz: V <sub>EE</sub>			0.5	mA
Input capacitance	Cl	f=6.0MHz ; CP		8		pF

Note \*5 V<sub>DE</sub> = one of V1, V3, V4 or V<sub>EE</sub>, V1 = V<sub>DD</sub>, V3 = 15/17 (V<sub>DD</sub>-V<sub>EE</sub>), V4 = 2/17 (V<sub>DD</sub>-V<sub>EE</sub>)

### Switching Characteristics at $Ta = 25\pm2^{\circ}C$ , $V_{SS} = 0V$ , $V_{DD} = 2.7$ to 5.5V


Parameter	Symbol	Cond	min	typ	max	unit	
Output delay time 1	t <sub>D1</sub>	Load=15pF: CDO V <sub>DD</sub> =2.7 to 4.5V				100	ns
			V <sub>DD</sub> =4.5 to 5.5V			80	ns
Output delay time 2	t <sub>D2</sub>	Load=15pF: CDO	V <sub>DD</sub> =2.7 to 4.5V			100	ns
			V <sub>DD</sub> =4.5 to 5.5V			80	ns

<sup>\*6</sup> ISS is the current flowing from VDD to VSS


<sup>\*7</sup> IEE is the current flowing from V<sub>DD</sub> to V<sub>EE</sub>

# **Package Dimensions**

unit:mm (typ) 3151A




### **Pin Assignment**



Top view

# **Equivalent Circuit Block Diagram**




## **LC79401KNE**


# **Pin Function**

Pin No	Symbol	I/O					Function	n																	
90	V <sub>DD</sub>	1/0		i uncuon																					
88		Queely	V <sub>DD</sub> -V <sub>SS</sub>	V <sub>DD</sub> -V <sub>SS</sub> : Logic power supply																					
85	Vss	Supply		V <sub>DD</sub> -V <sub>EE</sub> : LCD drive circuit power supply																					
	VEE																								
82	V1			LCD drive level power supply V1,V <sub>EE</sub> : Selected level V3,V4 : Unselected level																					
83	V3	Supply																							
84	V4		V3,V4 : L																						
99	CP	I	Display da	ata acquisition	clock (fallin	ig edge trig	ger)																		
87	LOAD	I		Display data latch clock (falling edge trigger) The display data LCD drive signal is output on the falling edge.																					
95 96	DI4 DI3		Disp	lay data		drive outpu	t	LCD displ	ay																
97	DI3 DI2	- 1		Н	Sele	ected level		On																	
98	DI1			L	Unse	lected leve	I	Off																	
			Control pi	n that inverts	the data out	put destina						—— 7													
			R/L	Data input	<u> </u>	I		umber of clo		T	<u> </u>	4													
					1	2	3	•••	18	19	20	4													
				DI1	077	O73	O69	•••	O9	O5	01	_													
			L	DI2	O78	074	O70	•••	O10	O6	O2														
91	R/L			DI3	O79	O75	071	•••	O11	07	O3														
91 K/L	'		DI4	O80	O76	072	•••	O12	O8	04															
				DI1	04	O8	012	•••	072	O76	O80														
								DI2	О3	07	011		071	075	O79										
					Н	DI3	O2	O6	O10		O70	074	O78	1											
																					DI4	01	O5	O9	•••
86	M	1	LCD drive	output altern	ation signal																				
			Chip disable pin																						
81	CDI	DI I	High level : Data is not acquired.																						
			Low level	: Data is acq	uired																				
100	CDO	0	Connect t	o the CDI pin	on the next	chip when	cascade o	onnection is	used.																
89	DISPOFF	1	-	controls the C					-																
	- +	<u> </u>		O1 to O80 o	utput pins o	utput the V1	1 level. Se	e the truth ta	able.																
			LCD drive	•					1.4.																
				it level are det nal, and The l					data,																
				The W sig	M M				POFF		utput	7													
1 to 80 O1 to O80	O1 to O80 O			Q L	•	Dis		-		_															
			L				H		V3	-															
			O		L	Н			Н		V1	4													
					Н		L			Н	-	V4													
		Н		Н			Н	\	<sup>/</sup> EE	_															
				* * L V1																					
			Note : dor	n't care (fixed	at high or lo	w)																			
92	NC	4																							
93	NC	-	Must be left open.																						
94	NC																								

# **Application Example** (LC79401KNE/LC79430KNE)



#### **Switching Characteristics Diagram**



ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa