Contents L6598

# **Contents**

1	Maxi	imum ratings
2	Elec	trical characteristics
3	Pin o	connections
4	Timi	ng diagrams
5	Bloc	k diagram description
	5.1	High/low side driving section
	5.2	Timing and oscillator section
	5.3	Bootstrap section
	5.4	Op amp section
	5.5	Comparators
6	Pack	cage information
7	Orde	ering codes
8	Revi	sion history



L6598 Maximum ratings

# 1 Maximum ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
Is	Supply current at V <sub>cl</sub> <sup>(1)</sup>	25	mA
VLVG	Low side output	14.6	V
Vout	High side reference	-1 to VBOOT -18	V
VHVG	High side output	-1 to VBOOT	V
VBOOT	Floating supply voltage	618	V
dVBOOT/dt	VBOOT pin slew rate (repetitive)	±50	V/ns
dVOUT/dt	OUT pin slew rate (repetitive)	±50	V/ns
Vir	Forced input voltage (pins Rfmin, Rfstart)	-0.3 to 5	V
Vic	Forced input voltage (pins Css, Cf)	-0.3 to 5	V
VEN1, VEN2	Enable input voltage	-0.3 to 5	V
IEN1, IEN2	Enable input current	±3	mA
Vopc	Sense op amp common mode range	-0.3 to 5	V
Vopd	Sense op amp differential mode range	-5 to 5	V
Vopo	Sense op amp output voltage (forced)	4.6	V
Tstg	Storage temperature	-40 to +150	°C
Tj	Junction temperature	-40 to +150	°C
Tamb	Ambient temperature	-40 to +125	°C

<sup>1.</sup> The device is provided of an internal clamping Zener between GND and the Vs pin, It must not be supplied by a low impedance voltage source.

Note: ESD immunity for pins 14, 15 and 16 is guaranteed up to 900 (human body model).

Table 2. Thermal data

Symbol	Parameter	SO16N	DIP16	Unit
R <sub>thJA</sub>	Thermal resistance junction to ambient	120	80	°C/W

Table 3. Recommended operating conditions

Symbol	Parameter	Value	Unit
Vs	Supply voltage	10 to Vcl	V
V <sub>out</sub> (1)	High side reference	-1 to Vboot - Vcl	V
V <sub>boot</sub> <sup>(1)</sup>	Floating supply rail	500	V
fmax	Maximum switching frequency	400	kHz

<sup>1.</sup> If the condition  $V_{boot}$  -  $V_{out}$  < 18 is guaranteed,  $V_{out}$  can range from -3 to 580 V.



Electrical characteristics L6598

# 2 Electrical characteristics

 $V_S$  = 12 V;  $V_{BOOT}$  -  $V_{OUT}$  = 12 V;  $T_A$  = 25 °C

**Table 4. Electrical characteristics** 

Symbol	Pin	Parameter	Test condition	Min.	Тур.	Max.	Unit
Supply vo	Supply voltage						
V <sub>suvp</sub>		V <sub>S</sub> turn on threshold		10	10.7	11.4	V
V <sub>suvn</sub>		V <sub>S</sub> turn off threshold		7.3	8	8.7	V
V <sub>suvh</sub>	12	Supply voltage under voltage hysteresis			2.7		V
V <sub>cl</sub>	12	Supply voltage clamping		14.6	15.6	16.6	V
I <sub>su</sub>		Start up current	V <sub>S</sub> < V <sub>suvn</sub>			250	μΑ
Iq		Quiescent current, fout = 60 kHz, no load	V <sub>S</sub> > V <sub>suvp</sub>		2	3	mA
High volta	ge sect	ion					
I <sub>bootleak</sub>	16	BOOT pin leakage current	V <sub>BOOT</sub> = 580 V			5	μΑ
I <sub>outleak</sub>	14	OUT pin leakage current	V <sub>OUT</sub> = 562 V			5	μA
R <sub>DSon</sub>	16	Bootstrap driver on- resistance		100	150	300	Ω
High/low s	side driv	vers					
I <sub>hvgso</sub>	15	High side driver source current	V <sub>HVG</sub> - V <sub>OUT</sub> = 0	170	250		mA
I <sub>hvgsi</sub>	15	High side driver sink current	V <sub>HVG</sub> - V <sub>BOOT</sub> = 0	300	450		mA
I <sub>Ivgso</sub>	11	Low side driver source current	V <sub>LVG</sub> - GND = 0	170	250		mA
I <sub>lvgsi</sub>	''	Low side driver sink current	V <sub>LVG</sub> - V <sub>S</sub> = 0	300	450		mA
t <sub>rise</sub>	15,11	Low/high side output rise time	C <sub>load</sub> = 1 nF		80	120	ns
t <sub>fall</sub>			C <sub>load</sub> = 1 nF		40	80	ns
Oscillator							
DC		Output duty cycle		48	50	52	%
f <sub>min</sub>	14	Minimum output oscillation frequency	$C_f = 470 \text{ pF};$ $R_{fmin} = 50 \text{ k}\Omega$	58.2	60	61.8	kHz
f <sub>start</sub>		Soft-start output oscillation frequency	$C_f$ = 470 pF; $R_{fmin}$ = 50 k $\Omega$ ; $R_{fstart}$ = 47k $\Omega$	114	120	126	kHz

DocID6554 Rev 8

4/23

Table 4. Electrical characteristics (continued)

Table 4. Electrical characteristics (continued)							
Symbol	Pin	Parameter	Test condition	Min.	Тур.	Max.	Unit
V <sub>ref</sub>	2, 4	Voltage to current converters threshold		1.9	2	2.1	V
t <sub>d</sub>	14	Deadtime between low and high side conduction		0.2	0.27	0.35	μs
IVref	2, 4	Reference current		120			μΑ
Timing se	ction						
k <sub>ss</sub>	1	Soft-start timing constant	C <sub>ss</sub> = 330 nF	0.115	0.15	0.185	s/µF
Sense op	amp						
I <sub>IB</sub>	6, 7	Input bias current				0.1	μΑ
V <sub>io</sub>	0, 7	Input offset voltage		-10		10	mV
R <sub>out</sub>		Output resistance		200		300	?
I <sub>out-</sub>	5	Source output current	V <sub>out</sub> = 4.5 V	1			mA
I <sub>out+</sub>		Sink output current	V <sub>out</sub> = 0.2 V	1			mA
V <sub>ic</sub>	6,7	Op amp input common mode range		-0.2		3	V
GBW		Sense op amp gain band width product <sup>(1)</sup>		0.5	1		MHz
Gdc		DC open loop gain		60	80		dB
Comparate	ors						
Vthe1	8	Enabling comparator threshold		0.56	0.6	0.64	V
Vthe2	9	Enabling comparator threshold		1.05	1.2	1.35	V
tpulse	8,9	Minimum pulse length				200	ns

<sup>1.</sup> Guaranteed by design.

Pin connections L6598

## 3 Pin connections

Figure 2. Pin connections




Table 5. Pin description

Pin no.	Name	Function
1	CSS	Soft-start timing capacitor
2	R <sub>fstart</sub>	Soft-start frequency setting - low impedance voltage source -see also C <sub>f</sub>
3	C <sub>f</sub>	Oscillator frequency setting - see also R <sub>fmin</sub> , R <sub>fstart</sub>
4	R <sub>fmin</sub>	Minimum oscillation frequency setting - low impedance voltage source - see also $\mathbf{C}_{f}$
5	O <sub>Pout</sub>	Sense op amp output - low impedance
6	O <sub>Pon-</sub>	Sense op amp inverting input -high impedance
7	O <sub>Pon+</sub>	Sense op amp non inverting input - high impedance
8	EN1	Half bridge latched enable
9	EN2	Half bridge unlatched enable
10	GND	Ground
11	LVG	Low side driver output
12	Vs	Supply voltage with internal Zener clamp
13	N.C.	Not connected
14	OUT	High side driver reference
15	HVG	High side driver output
16	V <sub>boot</sub>	Bootstrapped supply voltage

577

L6598 Timing diagrams

# 4 Timing diagrams

Figure 3. EN2 timing diagram





Figure 4. EN1 timing diagram



Timing diagrams L6598

C<sub>f</sub> HVG LVG

Figure 5. Oscillator/output timing diagram



AM02288v1

## 5 Block diagram description

### 5.1 High/low side driving section

A high and low side driving section provide the proper driving to the external power MOS or IGBT. A high sink/source driving current (450/250 mA typ.) ensure fast switching times also when size for power MOS are used. The internal logic ensures a minimum deadtime to avoid cross conduction of the power devices.

## 5.2 Timing and oscillator section

The device is provided of a soft-start function. It consists in a period of time,  $T_{SS}$ , in which the switching frequency shifts from fstart to fmin. This feature is explained in the following description (refer to *Figure 6* and *Figure 7*).

Iss Ifstart Iss Ifmin Iss Iosc OSC

Figure 6. Soft-start and frequency shifting block

During the soft-start time the current  $I_{SS}$  charges the capacitor  $C_{SS}$ , generating a voltage ramp which is delivered to a transconductance amplifier, as shown in *Figure 6*. Thus this voltage signal is converted in a growing current which is subtracted to Ifstart. Therefore the current which drives the oscillator to set the frequency during the soft-start is equal to:

#### **Equation 1**

$$I_{osc} = I_{fmin} + (I_{fstart} - g_m V_{Css}(t)) = I_{fmin} + \left(I_{fstart} - \frac{g_m I_{ss}}{C_{ss}}\right)$$

#### **Equation 2**

where 
$$I_{fmin} = \frac{V_{REF}}{R_{fmin}}, I_{fstart} = \frac{V_{REF}}{R_{fstart}}, V_{REF} = 2V$$



DocID6554 Rev 8 9/23

At the startup (t = 0) the oscillator frequency is set by:

#### **Equation 3**

$$I_{OSC}(0) = I_{fmin} + I_{fstart} = V_{REF} \left( \frac{1}{R_{fmin}} + \frac{1}{R_{fstart}} \right)$$

At the end of the soft-start (t =  $T_{SS}$ ) the second term of eq.1 decreases to zero and the switching frequency is set only by Imin (i.e.  $R_{fmin}$ ):

#### **Equation 4**

$$I_{OSC}(T_{SS}) = I_{fmin} = \frac{V_{REF}}{R_{fmin}}$$

Since the second term of *Equation 1* is equal to zero, we have:

#### **Equation 5**

$$I_{fstart} - \frac{g_m I_{ss}}{C_{ss}} T_{SS} = 0 \rightarrow T_{SS} = \frac{C_{ss} I_{fstart}}{g_m I_{ss}}$$

Note that there is not a fixed threshold of the voltage across  $C_{SS}$  in which the soft-start finishes (i.e. the end of the frequency shifting), and Tss depends on  $C_{SS}$ , Ifstart,  $g_m$ , and  $I_{SS}$  (*Equation 5*). Making  $T_{SS}$  independent of Ifstart, the Iss current has been designed to be a fraction of  $I_{fstart}$ , so:

#### **Equation 6**

$$I_{SS} = \frac{I_{fstart}}{K} \rightarrow T_{SS} = \frac{C_{ss}I_{fstart}}{g_{m}I_{fstart}K} \rightarrow T_{SS} = \frac{C_{ss}}{g_{m}K} \rightarrow T_{SS} - k_{SS}C_{SS}$$

In this way the soft-start time depends only on the capacitor  $C_{SS}$ . The typical value of the  $k_{SS}$  constant (Soft-start timing constant) is 0.15 s/ $\mu$ F.

The current  $I_{osc}$  is fed to the oscillator as shown in *Figure* 7. It is twice mirrored (x4 and x8) generating the triangular wave on the oscillator capacitor  $C_f$ . Referring to the internal structure of the oscillator (*Figure* 7), a good relationship to compute an approximate value of the oscillator frequency in normal operation is:

#### Equation 7

$$f_{min} = \frac{1.41}{R_{fmin}C_f}$$

57

The degree of approximation depends on the frequency value, but it remains very good in the range from 30 kHz to 100 kHz (*Figure 8* to *Figure 12*).





Figure 7. Oscillator block

Figure 8. Typ.  $f_{min}$  vs.  $R_{fmin}$  at Cf = 470 pF

Figure 9. Typ.  $(f_{start}-f_{min})$  vs.  $R_{fstar}$  at  $C_f = 470$  pF








Figure 10. Typ.  $(f_{start}$ - $f_{min})$  vs.  $R_{fstar}$  at  $C_f$  = 470 pF

Figure 11.  $f_{min}$  at different  $R_f$  vs  $C_f$ 








Figure 12. Typ.  $(f_{start}-f_{min})$  vs.  $R_{fstar}$  at  $C_f$  = 470 pF

### 5.3 Bootstrap section

The supply of the high voltage section is obtained by means of a bootstrap circuitry. This solution normally requires a high voltage fast recovery diode for charging the bootstrap capacitor (*Figure 13* - part a). In the device a patented integrated structure replaces this external diode. It is released by means of a high voltage DMOS, driven synchronously with the low side driver (LVG), with in series a diode, as shown in *Figure 13* - part b.




Figure 13. Bootstrap driver

To drive the synchronized DMOS it is necessary a voltage higher than the supply voltage Vs. This voltage is obtained by means of an internal charge pump (*Figure 13* - part b).

The diode connected in series to the DMOS has been added to avoid undesirable turn on of it. The introduction of the diode prevents any current can flow from the Vboot pin to the VS one in case that the supply is quickly turned off when the internal capacitor of the pump is not fully discharged.

The bootstrap driver introduces a voltage drop during the recharging of the capacitor Cboot (i.e. when the low side driver is on), which increases with the frequency and with the size of the external power MOS. It is the sum of the drop across the R<sub>DSON</sub> and of the diode

577

DocID6554 Rev 8 13/23

threshold voltage. At low frequency this drop is very small and can be neglected. Anyway increasing the frequency it must be taken in to account. In fact the drop, reducing the amplitude of the driving signal, can significantly increase the  $R_{DSON}$  of the external power MOS (and so the dissipation).

To be considered that in resonant power supplies the current which flows in the power MOS decreases increasing the switching frequency and generally the increases of R<sub>DSON</sub> is not a problem because power dissipation is negligible. *Equation 8* is useful to compute the drop on the bootstrap driver:

#### **Equation 8**

$$V_{drop} = I_{charge}R_{dson} + V_{diode} \rightarrow V_{drop} = \frac{Q_g}{T_{charge}}R_{dson} + V_{diode}$$

where  $Q_g$  is the gate charge of the external power MOS, Rdson is the on-resistance of the bootstrap DMOS, and Tcharge is the time in which the bootstrap driver remains on (about the semi-period of the switching frequency minus the deadtime). The typical resistance value of the bootstrap DMOS is 150  $\Omega$ . For example using a power MOS with a total gate charge of 30 nC the drop on the bootstrap driver is about 3 V, at a switching frequency of 200 kHz. In fact:

#### **Equation 9**

$$V_{drop} = \frac{30nC}{2.23\mu s} 150\Omega + 0.6V \sim 2.6V$$

To summaries, if a significant drop on the bootstrap driver (at high switching frequency when large power MOS are used) represents a problem, an external diode can be used, avoiding the drop on the  $R_{DSON}$  of the DMOS.

### 5.4 Op amp section

The integrated op amp is designed to offer low output impedance, wide band, high input impedance and wide common mode range. It can be readily used to implement protection features or a closed loop control. For this purpose the op amp output can be properly connected to  $R_{\text{fmin}}$  pin to adjust the oscillation frequency.

57/

#### **Comparators** 5.5

Two CMOS comparators are available to perform protection schemes.

Short pulses (≥ 200 ns) on comparators input are recognized. The EN1 input (active high), has a threshold of 0.6 V (typical value) forces the device in a latched shut down state (e.g. LVG low, HVG low, oscillator stopped), as in the under voltage conditions. Normal operating conditions are resumed after a power-off power-on sequence. The EN2 input (active high), with a threshold of 1.2 V (typical value) restarts a soft-start sequence (see timing diagrams in Figure 3, Figure 4, and Figure 5). In addition the EN2 comparator, when activated, removes a latched shutdown caused by EN1.




Figure 14. Switching time waveform definitions







Figure 16. Typ. fmin vs. temperature

Figure 17. Startup current vs. temperature








Figure 18. Typ. fstart vs. temperature

Figure 19. Quiescent current vs. temperature





DocID6554 Rev 8

Figure 20. Vs thresholds and clamp vs. temp.

Figure 21. HVG source and sink current vs. temperature





Figure 22. LVG source and sink current vs. temperature

Figure 23. Soft-start timing constant vs. temperature






Figure 24. Wide range AC/DC adapter application



L6598 Package information

## 6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.




Figure 25. Plastic DIP16 (0.25) package outline

Table 6. Plastic DIP16 (0.25) package mechanical data

	Dimensions						
Symbol		mm			inch		
	Min.	Тур	Max.	Min.	Тур.	Max.	
a1	0.51			0.020			
В	0.77		1.65	0.030		0.065	
b		0.5			0.020		
b1		0.25			0.010		
D			20			0.787	
E		8.5			0.335		
е		2.54			0.100		
e3		17.78			0.700		
F			7.1			0.280	
I			5.1			0.201	
L		3.3			0.130		
Z			1.27			0.050	



DocID6554 Rev 8 19/23

Package information L6598

Figure 26. SO16 package outline

Table 7. SO16 package mechanical data

			Dimen	sions		
Symbol	mm			inch		
	Min.	Тур	Max.	Min.	Тур.	Max.
А			1.75			0.068
а	1 0.1		0.25	0.004		0.010
a2			1.64			0.063
b	0.35		0.46	0.013		0.018
b1	0.19		0.25	0.007		0.010
С		0.5			0.019	
c1			45° (	(typ.)		•
D	9.8		10	0.385		0.393
Е	5.8		6.2	0.228		0.244
е		1.27			0.050	
e3		8.89			0.350	
F	3.8		4.0	0.149		0.157
G	4.6		5.3	0.181		0.208
L	0.5		1.27	0.019		0.050
М			0.62			0.024
S		1	8° (n	nax.)	ı	ı

L6598 Ordering codes

# 7 Ordering codes

Table 8. Ordering information

Order codes	Package	Packing
L6598	DIP16	Tube
L6598D	SO16N	Tube
L6598D013TR	SOTON	Tape and reel

Revision history L6598

# 8 Revision history

Table 9. Document revision history

Date	Revision	Changes
21-Jun-2004	5	Changed the impagination following the new release of "corporate technical publication design guide". Done a few of corrections in the text.
09-Sep-2004	6	Added ordering number for the tape and reel version, updated Table 4 on page 4
02-Oct-2009	7	Updated Table 4 on page 4
18-Nov-2013	8	Added cross-reference in Section 5.  Updated Section 6: Package information (reformatted - added title of Figure 25 and Table 6, Figure 26 and Table 7 and reversed order of figures and tables, minor modifications).  Updated Table 8 (replaced L6598D016TR device by L6598D013TR device).  Minor corrections throughout document.



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



DocID6554 Rev 8 23/23