


TRUTH TABLE

| | | | | | | I/O I | PIN | |
|-----------------|-------------|-------------|-------------|-----------------|---------------------|------------------------|------------------------|-------------|
| Mode | WE | CE | ŌĒ | \overline{LB} | $\overline{\sf UB}$ | 1/00-1/07 | I/O8-I/O15 | VDD Current |
| Not Selected | Х | Н | Χ | Χ | Χ | High-Z | High-Z | ISB1, ISB2 |
| Output Disabled | H X | L L | H X | X H | X H | High-Z High-Z | High-Z High-Z | Icc |
| Read | H H H | L L L | L L L | L H L | H L L | Douт High-Z Douт | High-Z Douт Douт | lcc |
| Write | L L L | L L L | X X X | L H L | H L L | Dın High-Z Dın | High-Z Dın Dın | lcc |

PIN CONFIGURATIONS 44-Pin TSOP (Type II) and SOJ




PIN DESCRIPTIONS

| A0-A17 | Address Inputs |
|-----------------|---------------------------------|
| I/O0-I/O15 | Data Inputs/Outputs |
| CE | Chip Enable Input |
| ŌĒ | Output Enable Input |
| WE | Write Enable Input |
| LB | Lower-byte Control (I/O0-I/O7) |
| ŪB | Upper-byte Control (I/O8-I/O15) |
| NC | No Connection |
| V _{DD} | Power |
| GND | Ground |

^{*}SOJ package under evaluation.




PIN CONFIGURATIONS 44-Pin LQFP



*LQFP package under evaluation.

48-Pin mini BGA (6mm x 8mm)



PIN DESCRIPTIONS

| A0-A17 | Address Inputs |
|-----------------|---------------------------------|
| I/O0-I/O15 | Data Inputs/Outputs |
| CE | Chip Enable Input |
| ŌĒ | Output Enable Input |
| WE | Write Enable Input |
| LB | Lower-byte Control (I/O0-I/O7) |
| ŪB | Upper-byte Control (I/O8-I/O15) |
| NC | No Connection |
| V _{DD} | Power |
| GND | Ground |



DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

$V_{DD} = 3.3V \pm 5\%$

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
|--------|----------------------|--|------|----------------|------|
| Vон | Output HIGH Voltage | V _{DD} = Min., Iон = -4.0 mA | 2.4 | _ | V |
| Vol | Output LOW Voltage | $V_{DD} = Min., IoL = 8.0 mA$ | _ | 0.4 | V |
| VIH | Input HIGH Voltage | | 2 | $V_{DD} + 0.3$ | V |
| VIL | Input LOW Voltage(1) | | -0.3 | 0.8 | V |
| ILI | Input Leakage | $GND \leq V IN \leq V DD$ | -1 | 1 | μA |
| ILO | Output Leakage | GND \leq Vout \leq Vdd, Outputs Disabled | -1 | 1 | μΑ |

Note:

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

$V_{DD} = 2.4V-3.6V$

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
|--------|----------------------|------------------------------------|------|----------------|------|
| Vон | Output HIGH Voltage | $V_{DD} = Min., IOH = -1.0 mA$ | 1.8 | _ | V |
| Vol | Output LOW Voltage | VDD = Min., IOL = 1.0 mA | _ | 0.4 | V |
| VIH | Input HIGH Voltage | | 2.0 | $V_{DD} + 0.3$ | V |
| VIL | Input LOW Voltage(1) | | -0.3 | 0.8 | V |
| ILI | Input Leakage | $GND \leq V IN \leq V DD$ | -1 | 1 | μA |
| ILO | Output Leakage | GND ≤ Vout ≤ VDD, Outputs Disabled | -1 | 1 | μA |

Note:

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

$V_{DD} = 1.65V-2.2V$

| Symbol | Parameter | Test Conditions VDD | Min. | Max. | Unit |
|----------------|---------------------|---|------|----------------|------|
| Vон | Output HIGH Voltage | Iон = -0.1 mA 1.65-2.2V | 1.4 | _ | V |
| Vol | Output LOW Voltage | loL = 0.1 mA 1.65-2.2V | _ | 0.2 | V |
| VIH | Input HIGH Voltage | 1.65-2.2V | 1.4 | $V_{DD} + 0.2$ | V |
| $V_{IL^{(1)}}$ | Input LOW Voltage | 1.65-2.2V | -0.2 | 0.4 | V |
| lu | Input Leakage | $GND \leq Vin \leq Vdd$ | -1 | 1 | μA |
| ILO | Output Leakage | $GND \leq Vout \leq Vdd$, Outputs Disabled | -1 | 1 | μA |

^{1.} V_{IL} (min.) = −0.3V DC; V_{IL} (min.) = −2.0V AC (pulse width < 20 ns). Not 100% tested. V_{IH} (max.) = V_{DD} + 0.3V DC; V_{IH} (max.) = V_{DD} + 2.0V AC (pulse width < 20 ns). Not 100% tested.

^{1.} V_{IL} (min.) = −0.3V DC; V_{IL} (min.) = −2.0V AC (pulse width < 20 ns). Not 100% tested. V_{IH} (max.) = V_{DD} + 0.3V DC; V_{IH} (max.) = V_{DD} + 2.0V AC (pulse width < 20 ns). Not 100% tested.

^{1.} V_{IL} (min.) = −0.3V DC; V_{IL} (min.) = −2.0V AC (pulse width < 20 ns). Not 100% tested. V_{IH} (max.) = V_{DD} + 0.3V DC; V_{IH} (max.) = V_{DD} + 2.0V AC (pulse width < 20 ns). Not 100% tested.



ACTEST CONDITIONS

| Parameter | Unit (2.4V-3.6V) | Unit (3.3V <u>+</u> 10%) | Unit (1.65V-2.2V) | |
|--|---------------------|-----------------------------|----------------------|--|
| Input Pulse Level | 0V to 3V | 0V to 3V | 0V to 1.8V | |
| Input Rise and Fall Times | 1V/ ns | 1V/ ns | 1V/ ns | |
| Input and Output Timing and Reference Level (VRef) | 1.5V | 1.5V | 0.9V | |
| Output Load | See Figures 1 and 2 | See Figures 1 and 2 | See Figures 1 and 2 | |

ACTEST LOADS




Figure 1.




Figure 2.



ABSOLUTE MAXIMUM RATINGS(1)

| Symbol | Parameter | Value | Unit | |
|-----------------|--------------------------------------|--------------------------|------|--|
| VTERM | Terminal Voltage with Respect to GND | -0.5 to $V_{DD} + 0.5$ | V | |
| V _{DD} | VDD Relates to GND | -0.3 to 4.0 | V | |
| Тѕтс | Storage Temperature | -65 to +150 | °C | |
| Рт | Power Dissipation | 1.0 | W | |

Notes:

 Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE^(1,2)

| Symbol | Parameter | Conditions | Max. | Unit | |
|------------------|--------------------------|-------------------|------|------|--|
| Cin | Input Capacitance | VIN = 0V | 6 | pF | |
| C _{I/O} | Input/Output Capacitance | Vout = 0 V | 8 | pF | |

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions: $TA = 25^{\circ}C$, f = 1 MHz, VDD = 3.3V.



HIGH SPEED (IS61WV25616ALL/BLL)

OPERATING RANGE (VDD) (IS61WV25616ALL)

| Range | Ambient Temperature | V DD | Speed | |
|------------|---------------------|-------------|-------|--|
| Commercial | 0°C to +70°C | 1.65V-2.2V | 20ns | |
| Industrial | -40°C to +85°C | 1.65V-2.2V | 20ns | |
| Automotive | -40°C to +125°C | 1.65V-2.2V | 20ns | |

OPERATING RANGE (VDD) (IS61WV25616BLL)(1)

| Range | Ambient Temperature | Vdd (8 ns)1 | VDD (10 ns) ¹ | |
|------------|---------------------|------------------|--------------------------|--|
| Commercial | 0°C to +70°C | 3.3V <u>+</u> 5% | 2.4V-3.6V | |
| Industrial | –40°C to +85°C | 3.3V <u>+</u> 5% | 2.4V-3.6V | |

Note:

OPERATING RANGE (VDD) (IS64WV25616BLL)

| Range | Ambient Temperature | V _{DD} (10 n s) | |
|------------|---------------------|---------------------------------|--|
| Automotive | -40°C to +125°C | 2.4V-3.6V | |

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

| | | | | - | 8 | -10 | 0 | -2 | 20 | |
|-------------------|-----------------------|---|---------|------|------|------|------|------|------|------|
| Symbol | Parameter | Test Conditions | | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| Icc | VDD Dynamic Operating | V _{DD} = Max., | Com. | _ | 50 | _ | 40 | _ | 35 | mA |
| | Supply Current | IOUT = 0 mA, f = fMAX | Ind. | _ | 55 | _ | 45 | _ | 40 | |
| | | | Auto. | _ | _ | _ | 65 | _ | 60 | |
| | | | typ.(2) | | | 25 | 5 | | | |
| lcc1 | Operating | V _{DD} = Max., | Com. | _ | 35 | _ | 35 | _ | 30 | mA |
| | Supply Current | IOUT = 0 mA, f = 0 | Ind. | _ | 40 | _ | 40 | _ | 40 | |
| | | | Auto. | _ | _ | _ | 60 | _ | 60 | |
| Is _B 1 | TTL Standby Current | V _{DD} = Max., | Com. | _ | 10 | _ | 10 | _ | 10 | mA |
| | (TTL Inputs) | VIN = VIH or VIL | Ind. | _ | 15 | _ | 15 | _ | 15 | |
| | | $\overline{CE} \ge V_{IH}, f = 0$ | Auto. | _ | _ | _ | 30 | _ | 30 | |
| IsB2 | CMOS Standby | VDD = Max., | Com. | _ | 8 | _ | 8 | _ | 8 | mA |
| | Current (CMOS Inputs) | $\overline{CE} \ge V_{DD} - 0.2V$, | Ind. | _ | 9 | _ | 9 | _ | 9 | |
| | | $V_{\text{IN}} \ge V_{\text{DD}} - 0.2V$, or | Auto. | _ | _ | _ | 20 | _ | 20 | |
| | | $Vin \leq 0.2V, f = 0$ | typ.(2) | | | 2 | | | | |

^{1.} When operated in the range of 2.4V-3.6V, the device meets 10ns. When operated in the range of $3.3V \pm 5\%$, the device meets 8ns.

^{1.} At $f = f_{MAX}$, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

^{2.} Typical values are measured at $V_{DD} = 3.0V$, $T_A = 25$ °C and not 100% tested.



LOW POWER (IS61WV25616ALS/BLS)

OPERATING RANGE (VDD) (IS61WV25616ALS)

| Range | Ambient Temperature | V DD | Speed | |
|------------|---------------------|-------------|-------|--|
| Commercial | 0°C to +70°C | 1.65V-2.2V | 45ns | |
| Industrial | –40°C to +85°C | 1.65V-2.2V | 45ns | |
| Automotive | -40°C to +125°C | 1.65V-2.2V | 45ns | |

OPERATING RANGE (VDD) (IS61WV25616BLS)

| Range | Ambient Temperature | Vdd (25 ns) | |
|------------|---------------------|-------------|--|
| Commercial | 0°C to +70°C | 2.4V-3.6V | |
| Industrial | –40°C to +85°C | 2.4V-3.6V | |

OPERATING RANGE (VDD) (IS64WV25616BLS)

| Range | Ambient Temperature | V _{DD} (35 ns) | |
|------------|---------------------|-------------------------|--|
| Automotive | -40°C to +125°C | 2.4V-3.6V | |

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

| | | , | | | <u> </u> | | | | | |
|--------|-----------------------|--------------------------------------|---------|------|----------|------|------|------|------|------|
| | | | | -2 | 5 | -3 | 5 | -4 | 5 | |
| Symbol | Parameter | Test Conditions | | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| Icc | VDD Dynamic Operating | VDD = Max., | Com. | | 20 | | 20 | _ | 15 | mA |
| | Supply Current | IOUT = 0 mA, f = fMAX | Ind. | _ | 25 | _ | 25 | _ | 20 | |
| | | | Auto. | _ | 50 | _ | 50 | _ | 40 | |
| | | | typ.(2) | • | 11 | | | | | |
| lcc1 | Operating | VDD = Max., | Com. | | 10 | _ | 10 | _ | 10 | mA |
| | Supply Current | IOUT = 0 mA, f = 0 | Ind. | _ | 12 | _ | 12 | _ | 12 | |
| | | | Auto. | _ | 20 | _ | 20 | _ | 20 | |
| ISB1 | TTL Standby Current | VDD = Max., | Com. | | 5 | _ | 5 | _ | 5 | mA |
| | (TTL Inputs) | $V_{IN} = V_{IH} \text{ or } V_{IL}$ | Ind. | _ | 7 | _ | 7 | _ | 7 | |
| | | $\overline{CE} \ge V_{IH}, f = 0$ | Auto. | _ | 10 | _ | 10 | _ | 10 | |
| IsB2 | CMOS Standby | V _{DD} = Max., | Com. | _ | 1 | _ | 1 | _ | 1 | mA |
| | Current (CMOS Inputs) | $\overline{CE} \ge V_{DD} - 0.2V$, | Ind. | _ | 2 | _ | 2 | _ | 2 | |
| | | $V_{IN} \ge V_{DD} - 0.2V$, or | Auto. | _ | 10 | _ | 10 | _ | 10 | |
| | | $Vin \leq 0.2V, f = 0$ | typ.(2) | 0 | .2 | | | | | |

^{1.} At $f = f_{MAX}$, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

^{2.} Typical values are measured at $V_{DD} = 3.0V$, $T_A = 25$ °C and not 100% tested.



READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

| | | - | 8 | | 10 | | |
|--------------------------------|-------------------------|------|------|-----|------|------|--|
| Symbol | Parameter | Min. | Max. | Min | Max. | Unit | |
| trc | Read Cycle Time | 8 | _ | 10 | _ | ns | |
| taa | Address Access Time | _ | 8 | _ | 10 | ns | |
| tона | Output Hold Time | 2.0 | _ | 2.0 | _ | ns | |
| tace | CE Access Time | _ | 8 | _ | 10 | ns | |
| tDOE | OE Access Time | _ | 4.5 | _ | 4.5 | ns | |
| thzoe(2) | OE to High-Z Output | _ | 3 | _ | 4 | ns | |
| tLZOE ⁽²⁾ | OE to Low-Z Output | 0 | _ | 0 | _ | ns | |
| thzce(2 | CE to High-Z Output | 0 | 3 | 0 | 4 | ns | |
| tLZCE ⁽²⁾ | CE to Low-Z Output | 3 | _ | 3 | _ | ns | |
| t BA | LB, UB Access Time | _ | 5.5 | _ | 6.5 | ns | |
| thzB ⁽²⁾ | LB, UB to High-Z Output | 0 | 3 | 0 | 3 | ns | |
| t _{LZB⁽²⁾} | LB, UB to Low-Z Output | 0 | _ | 0 | _ | ns | |
| t PU | Power Up Time | 0 | _ | 0 | _ | ns | |
| t PD | Power Down Time | _ | 8 | _ | 10 | ns | |

^{1.} Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.

^{2.} Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage.



READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

| Symbol | Parameter | Min. | -20 ns Max. | Min. | -25 ns Max. | Min. | -35 ns Max. | Min. | -45ns Max. | Unit |
|----------------------|--|------|----------------|------|----------------|------|----------------|------|---------------|------|
| trc | Read Cycle Time | 20 | _ | 25 | _ | 35 | _ | 45 | _ | ns |
| taa | Address Access Time | _ | 20 | _ | 25 | _ | 35 | _ | 45 | ns |
| tона | Output Hold Time | 2.5 | _ | 4 | _ | 4 | _ | 7 | _ | ns |
| tace | CE Access Time | _ | 20 | _ | 25 | _ | 35 | _ | 45 | ns |
| tDOE | OE Access Time | _ | 8 | _ | 12 | _ | 15 | _ | 20 | ns |
| thzoe(2) | OE to High-Z Output | 0 | 8 | 0 | 8 | 0 | 10 | 0 | 15 | ns |
| tlzoe(2) | OE to Low-Z Output | 0 | _ | 0 | _ | 0 | _ | 0 | _ | ns |
| thzce(2 | CE to High-Z Output | 0 | 8 | 0 | 8 | 0 | 10 | 0 | 15 | ns |
| tLZCE ⁽²⁾ | CE to Low-Z Output | 3 | _ | 10 | _ | 10 | _ | 15 | _ | ns |
| t BA | $\overline{LB}, \overline{UB}$ Access Time | _ | 8 | _ | 25 | _ | 35 | _ | 45 | ns |
| tнzв | \overline{LB} , \overline{UB} to High-Z Output | 0 | 8 | 0 | 8 | 0 | 10 | 0 | 15 | ns |
| tızb | \overline{LB} , \overline{UB} to Low-Z Output | 0 | _ | 0 | _ | 0 | _ | 0 | _ | ns |

^{1.} Test conditions assume signal transition times of 1.5 ns or less, timing reference levels of 1.25V, input pulse levels of 0.4V to VDD-0.3V and output loading specified in Figure 1a.


^{2.} Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

^{3.} Not 100% tested.




AC WAVEFORMS

READ CYCLE NO. $1^{(1,2)}$ (Address Controlled) ($\overline{CE} = \overline{OE} = V_{IL}$, \overline{UB} or $\overline{LB} = V_{IL}$)



READ CYCLE NO. 2(1,3)



- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected. \overline{OE} , \overline{CE} , \overline{UB} , or $\overline{LB} = V_{IL}$.
- 3. Address is valid prior to or coincident with $\overline{\sf CE}$ LOW transition.



WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)

| | | -8 | 3 | -1(|) | |
|----------------------|--|------|------|------|------|------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Unit |
| twc | Write Cycle Time | 8 | _ | 10 | _ | ns |
| tsce | CE to Write End | 6.5 | _ | 8 | _ | ns |
| taw | Address Setup Time to Write End | 6.5 | _ | 8 | _ | ns |
| tha | Address Hold from Write End | 0 | _ | 0 | _ | ns |
| t sa | Address Setup Time | 0 | _ | 0 | _ | ns |
| t PWB | LB, UB Valid to End of Write | 6.5 | _ | 8 | _ | ns |
| tpwe1 | WE Pulse Width | 6.5 | _ | 8 | _ | ns |
| tpwE2 | $\overline{\text{WE}}$ Pulse Width ($\overline{\text{OE}} = \text{LOW}$) | 8.0 | _ | 10 | _ | ns |
| t sp | Data Setup to Write End | 5 | _ | 6 | _ | ns |
| t HD | Data Hold from Write End | 0 | _ | 0 | _ | ns |
| thzwe ⁽²⁾ | WE LOW to High-Z Output | _ | 3.5 | _ | 5 | ns |
| tLZWE ⁽²⁾ | WE HIGH to Low-Z Output | 2 | _ | 2 | _ | ns |

Notes:

2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

^{1.} Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.

^{3.} The internal write time is defined by the overlap of $\overline{\text{CE}}$ LOW and $\overline{\text{UB}}$ or $\overline{\text{LB}}$, and $\overline{\text{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write. Shaded area product in development



WRITE CYCLE SWITCHING CHARACTERISTICS(1,2) (Over Operating Range)

| | | -20 | ns | -25 | ns | -35 ns | | -45ns | |
|----------------------|---|------|------|------|------|-----------|------|-------|------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. Max. | Min. | Max. | Unit |
| twc | Write Cycle Time | 20 | _ | 25 | _ | 35 — | 45 | _ | ns |
| tsce | CE to Write End | 12 | _ | 18 | _ | 25 — | 35 | _ | ns |
| taw | Address Setup Time to Write End | 12 | _ | 15 | _ | 25 — | 35 | _ | ns |
| tha | Address Hold from Write End | 0 | _ | 0 | _ | 0 — | 0 | _ | ns |
| t sa | Address Setup Time | 0 | _ | 0 | _ | 0 — | 0 | _ | ns |
| t PWB | LB, UB Valid to End of Write | 12 | _ | 18 | _ | 30 — | 35 | _ | ns |
| tPWE1 | $\overline{\text{WE}}$ Pulse Width ($\overline{\text{OE}}$ = HIGH) | 12 | _ | 18 | _ | 30 — | 35 | _ | ns |
| tPWE2 | WE Pulse Width (OE = LOW) | 17 | _ | 20 | _ | 30 — | 35 | _ | ns |
| tsp | Data Setup to Write End | 9 | _ | 12 | _ | 15 — | 20 | _ | ns |
| thd | Data Hold from Write End | 0 | _ | 0 | _ | 0 — | 0 | _ | ns |
| thzwe ⁽³⁾ | WE LOW to High-Z Output | _ | 9 | _ | 12 | — 20 | _ | 20 | ns |
| tLZWE ⁽³⁾ | WE HIGH to Low-Z Output | 3 | _ | 5 | _ | 5 — | 5 | _ | ns |


^{1.} Test conditions assume signal transition times of 1.5ns or less, timing reference levels of 1.25V, input pulse levels of 0.4V to VDD-0.3V and output loading specified in Figure 1a.

Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
 The internal write time is defined by the overlap of CE LOW and UB or LB, and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.



AC WAVEFORMS


WRITE CYCLE NO. 1 (CE Controlled, OE is HIGH or LOW) (1)



Notes:

- 1. WRITE is an internally generated signal asserted during an overlap of the LOW states on the $\overline{\text{CE}}$ and $\overline{\text{WE}}$ inputs and at least one of the $\overline{\text{LB}}$ and $\overline{\text{UB}}$ inputs being in the LOW state.
- 2. WRITE = (\overline{CE}) [(\overline{LB}) = $(\overline{\overline{UB}})$] $(\overline{\overline{WE}})$.


WRITE CYCLE NO. 2 (WE Controlled. OE is HIGH During Write Cycle) (1,2)






AC WAVEFORMS

WRITE CYCLE NO. 3 (WE Controlled. OE is LOW During Write Cycle) (1)



WRITE CYCLE NO. 4 (LB, UB Controlled, Back-to-Back Write) (1,3)



- 1. The internal Write time is defined by the overlap of $\overline{CE} = LOW$, \overline{UB} and/or $\overline{LB} = LOW$, and $\overline{WE} = LOW$. All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The tsa, tha, tsd, and the timing is referenced to the rising or falling edge of the signal that terminates the Write.
- Zested with OE HIGH for a minimum of 4 ns before WE = LOW to place the I/O in a HIGH-Z state.
 WE may be held LOW across many address cycles and the LB, UB pins can be used to control the Write function.



HIGH SPEED (IS61WV25616ALL/BLL)

DATA RETENTION SWITCHING CHARACTERISTICS (2.4V-3.6V)

| Symbol | Parameter | Test Condition | Options | Min. | Typ. ⁽¹⁾ | Max. | Unit |
|--------------|---------------------------|--|---------|------|---------------------|------|------|
| VDR | VDD for Data Retention | See Data Retention Waveform | | 2.0 | _ | 3.6 | V |
| Idr | Data Retention Current | $V_{DD} = 2.0V, \overline{CE} \ge V_{DD} - 0.2V$ | Com. | _ | 2 | 8 | mA |
| | | | Ind. | _ | _ | 9 | |
| | | | Auto. | | | 15 | |
| tsdr | Data Retention Setup Time | See Data Retention Waveform | | 0 | _ | _ | ns |
| t rdr | Recovery Time | See Data Retention Waveform | | trc | _ | _ | ns |


Note 1: Typical values are measured at V_{DD} = 3.0V, T_A = 25°C and not 100% tested.

DATA RETENTION SWITCHING CHARACTERISTICS (1.65V-2.2V)

| Symbol | Parameter | Test Condition | Options | Min. | Typ. ⁽¹⁾ | Max. | Unit |
|--------|---------------------------|--|---------|------|---------------------|------|------|
| VDR | VDD for Data Retention | See Data Retention Waveform | | 1.2 | _ | 3.6 | V |
| IDR | Data Retention Current | $V_{DD} = 1.2V, \overline{CE} \ge V_{DD} - 0.2V$ | Com. | _ | 5 | 10 | mA |
| | | | Ind. | _ | _ | 15 | |
| tsdr | Data Retention Setup Time | See Data Retention Waveform | | 0 | _ | _ | ns |
| trdr | Recovery Time | See Data Retention Waveform | | trc | _ | _ | ns |

Note 1: Typical values are measured at V_{DD} = 1.8V, T_A = 25°C and not 100% tested.

DATA RETENTION WAVEFORM (CE Controlled)





LOW POWER (IS61WV25616ALS/BLS)

DATA RETENTION SWITCHING CHARACTERISTICS (2.4V-3.6V)

| Symbol | Parameter | Test Condition | Options | Min. | Typ. ⁽¹⁾ | Max. | Unit |
|-----------------|---------------------------|--|---------------|------|---------------------|---------|------|
| V _{DR} | VDD for Data Retention | See Data Retention Waveform | | 2.0 | _ | 3.6 | V |
| IDR | Data Retention Current | $V_{DD} = 2.0V, \overline{CE} \ge V_{DD} - 0.2V$ | Com. | _ | 0.2 | 1 | mA |
| | | | Ind. Auto. | _ | _ | 2 10 | |
| tsdr | Data Retention Setup Time | See Data Retention Waveform | | 0 | _ | _ | ns |
| trdr | Recovery Time | See Data Retention Waveform | | trc | _ | _ | ns |


Note 1: Typical values are measured at V_{DD} = 3.0V, T_A = 25°C and not 100% tested.

DATA RETENTION SWITCHING CHARACTERISTICS (1.65V-2.2V)

| Symbol | Parameter | Test Condition | Options | Min. | Typ.(1) | Max. | Unit |
|--------------|---------------------------|--|---------|-------------|---------|------|------|
| V_{DR} | VDD for Data Retention | See Data Retention Waveform | | 1.2 | _ | 3.6 | V |
| Idr | Data Retention Current | $V_{DD} = 1.2V, \overline{CE} \ge V_{DD} - 0.2V$ | Com. | _ | 0.2 | 1 | mA |
| | | | Ind. | _ | _ | 2 | |
| tsdr | Data Retention Setup Time | See Data Retention Waveform | | 0 | _ | _ | ns |
| t RDR | Recovery Time | See Data Retention Waveform | | t RC | _ | _ | ns |

Note 1: Typical values are measured at V_{DD} = 1.8V, T_A = 25°C and not 100% tested.

DATA RETENTION WAVEFORM (CE Controlled)





ORDERING INFORMATION (HIGH SPEED)

Commercial Range: 0°C to +70°C

Voltage Range: 2.4V to 3.6V

| Speed (ns) | Order Part No. | Package |
|------------|---------------------|---------------------------|
| 10 (8¹) | IS61WV25616BLL-10TL | TSOP (Type II), Lead-free |
| Nata. | | |

Note

Industrial Range: -40°C to +85°C Voltage Range: 2.4V to 3.6V

| Speed (ns) | Order Part No. | Package |
|------------|----------------------|------------------------------------|
| 10 (8¹) | IS61WV25616BLL-10BI | 48 mini BGA (6mm x 8mm) |
| | IS61WV25616BLL-10BLI | 48 mini BGA (6mm x 8mm), Lead-free |
| | IS61WV25616BLL-10TI | TSOP (Type II) |
| | IS61WV25616BLL-10TLI | TSOP (Type II), Lead-free |
| | IS61WV25616BLL-10KLI | 400-mil SOJ, Lead-free |

Note:

Industrial Range: -40°C to +85°C Voltage Range: 1.65V to 2.2V

| Speed (ns) | Order Part No. | Package |
|------------|----------------------|---------------------------|
| 20 | IS61WV25616ALL-20BI | 48 mini BGA (6mm x 8mm) |
| | IS61WV25616ALL-20TI | TSOP (Type II) |
| | IS61WV25616ALL-20TLI | TSOP (Type II), Lead-free |

Automotive Range: -40°C to +125°C

Voltage Range: 2.4V to 3.6V

| Speed (ns) | Order Part No. | Package |
|------------|------------------------|---|
| 10 | IS64WV25616BLL-10BA3 | 48 mini BGA (6mm x 8mm) |
| | IS64WV25616BLL-10BLA3 | 48 mini BGA (6mm x 8mm), Lead-free |
| | IS64WV25616BLL-10CTA3 | TSOP (Type II), Copper Leadframe |
| | IS64WV25616BLL-10CTLA3 | TSOP (Type II), Lead-free, Copper Leadframe |

^{1.} Speed = 8ns for V_{DD} = 3.3V \pm 5%. Speed = 10ns for V_{DD} = 2.4V to 3.6V.

^{1.} Speed = 8ns for V_{DD} = 3.3V \pm 5%. Speed = 10ns for V_{DD} = 2.4V to 3.6V.



ORDERING INFORMATION (LOW POWER)

Industrial Range: -40°C to +85°C

Voltage Range: 2.4V to 3.6V

| Speed (ns) | Order Part No. | Package |
|------------|----------------------|---------------------------|
| 25 | IS61WV25616BLS-25TLI | TSOP (Type II), Lead-free |

Industrial Range: -40°C to +85°C Voltage Range: 1.65V to 2.2V

| Speed (ns) | Order Part No. | Package |
|------------|----------------------|---------------------------|
| 45 | IS61WV25616ALS-45TLI | TSOP (Type II), Lead-free |



