


### **PIN DESCRIPTIONS**

A0-A17	Address Inputs		
CS1	Chip Enable 1 Input		
CS2	Chip Enable 2 Input		
ŌĒ	Output Enable Input		
WE	Write Enable Input		
I/O0-I/O	7 Input/Output		
NC	No Connection		
Vcc	Power		
GND	Ground		

# PIN CONFIGURATION 36-pin mini BGA (B) (6mm x 8mm)

# 

# 32-pin TSOP (TYPE I), sTSOP (TYPE I)





#### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit	
VTERM	Terminal Voltage with Respect to GND	-0.2 to Vcc+0.3	V	
Тѕтс	Storage Temperature	-65 to +150	°C	
Рт	Power Dissipation	1.0	W	

#### Note:

#### **OPERATING RANGE (Vcc)**

Range	Ambient Temperature	IS62/65WV2568DALL	IS62/65WV2568DBLL
Commercial	0°C to +70°C	1.8V ± 10%	2.5V - 3.6V
Industrial	–40°C to +85°C	1.8V ± 10%	2.5V - 3.6V
Automotive (A3)	-40°C to +125°C	1.8V ± 10%	2.5V - 3.6V

#### DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	<b>Test Conditions</b>	Vcc	Min.	Max.	Unit
Vон	Output HIGH Voltage	Iон = -0.1 mA	1.8V ± 10%	1.4	_	V
		IOH = -1  mA	2.5-3.6V	2.2	_	V
Vol	Output LOW Voltage	IoL = 0.1 mA	1.8V ± 10%	_	0.2	V
		IoL = 1.0  mA	2.5-3.6V	_	0.4	V
VIH	Input HIGH Voltage		1.8V ± 10%	1.4	Vcc + 0.2	V
			2.5-3.6V	2.2	Vcc + 0.3	V
VIL <sup>(1)</sup>	Input LOW Voltage		1.8V ± 10%	-0.2	0.4	V
			2.5-3.6V	-0.2	0.6	V
lu	Input Leakage	$GND \leq V_{IN} \leq V_{CC}$		-1	1	μA
ILO	Output Leakage	GND ≤ Vouт ≤ Vcc, 0	Outputs Disabled	-1	1	μA

#### Notes:

For IS62/65WV2568DALL:

 $V_{IL}$  (min.) = -1.0V AC (pluse width < 10ns). Not 100% tested.

 $V_{\text{IH}}$  (max.) =  $V_{\text{CC}}$  + 1.0V AC; (pluse width < 10ns). Not 100% tested.

For IS62/65WV2568DBLL:

VIL (min.) = -2.0V AC (pluse width < 10ns). Not 100% tested.

VIH (max.) = Vcc + 2.0V AC; (pluse width < 10ns). Not 100% tested.

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



### CAPACITANCE(1)

Symbol	Parameter	Conditions	Max.	Unit	
Cin	Input Capacitance	$V_{IN} = 0V$	8	pF	
Соит	Input/Output Capacitance	Vout = 0V	10	pF	

#### Note:

#### **ACTEST CONDITIONS**

Parameter	62WV2568DALL (Unit)	62WV2568DBLL (Unit)	
Input Pulse Level	0.4V to Vcc-0.2V	0.4V to Vcc-0.3V	
Input Rise and Fall Times	5 ns	5ns	
Input and Output Timing and Reference Level	VREF	Vref	
Output Load	See Figures 1 and 2	See Figures 1 and 2	

	1.8V ± 10%	2.5V - 3.6V	
<b>R1(</b> Ω)	3070	3070	
R2(Ω)	3150	3150	
VREF	0.9V	1.5V	
Vтм	1.8V	2.8V	

#### **ACTEST LOADS**




Figure 1





Figure 2

<sup>1.</sup> Tested initially and after any design or process changes that may affect these parameters.






# POWER SUPPLY CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

Symbol	Parameter	Test Conditions		Max. 35ns	Max. 45ns	Max. 55ns	Unit
Icc	Vcc Dynamic Operating	Vcc = Max.,	Com.	15	12	10	mA
	Supply Current	IOUT = 0  mA, f = fMAX	Ind.	20	15	12	
			Auto.	25	20	15	
			typ. <sup>(2)</sup>	10	8	6	
Is <sub>B</sub> 1	TTL Standby Current	CS2 = VIL	Com.	0.1	0.1	0.1	mA
	(TTL Inputs)	f = 0Hz	Ind.	0.2	0.2	0.2	
			Аито.	0.3	0.3	0.3	
ISB2	CMOS Standby	$(1) \ 0V \le CS2 \le 0.2V$	Com.	7	7	7	μA
	Current (CMOS Inputs)	OR	Ind.	10	10	10	•
	, ,	(2) $\overline{\text{CS1}} \ge \text{VDD} - 0.2\text{V}$ ,	Auto.	_	30	30	
		$CS2 \ge VDD - 0.2V$ $f = 0Hz$	typ. <sup>(2)</sup>		3		

<sup>1.</sup> At  $f = f_{MAX}$ , address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change. 2. Typical values are measured at Vcc = 3.0V,  $Ta = 25^{\circ}C$  and not 100% tested.





#### READ CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)


		35	ns	45	ins	55	ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
trc	Read Cycle Time	35	_	45		55	_	ns
taa	Address Access Time		35		45	_	55	ns
toha	Output Hold Time	10	_	10	_	10	_	ns
tacs1/tacs2	CS1/CS2 Access Time	_	35	_	45	_	55	ns
tdoe	OE Access Time	_	15		20	_	25	ns
thzoe <sup>(2)</sup>	OE to High-Z Output	_	10	_	15	_	20	ns
tlzoe <sup>(2)</sup>	OE to Low-Z Output	5	_	5	_	5	_	ns
thzcs1/thzcs2 <sup>(2)</sup>	CS1/CS2 to High-Z Output	0	10	0	15	0	20	ns
tLZCS1/tLZCS2 <sup>(2)</sup>	CS1/CS2 to Low-Z Output	10	_	10	_	10	_	ns

#### Notes:

- 1. Test conditions and output loading conditions are specified in the AC Test Conditions and AC Test Loads (Figure 1).
- 2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

#### **AC WAVEFORMS**


**READ CYCLE NO. 1**<sup>(1,2)</sup> (Address Controlled)  $(\overline{CS1} = \overline{OE} = V_{IL}, CS2 = \overline{WE} = V_{IH})$ 





#### **AC WAVEFORMS**

READ CYCLE NO. 2<sup>(1,3)</sup> ( $\overline{CS1}$ , CS2,  $\overline{OE}$  Controlled)



#### Notes

- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CS1}$ = VIL. CS2= $\overline{WE}$ =VIH.
- 3. Address is valid prior to or coincident with  $\overline{\text{CS1}}$  LOW and CS2 HIGH transition.



### WRITE CYCLE SWITCHING CHARACTERISTICS(1,2) (Over Operating Range)


		35	ins	45	ns	55	ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	35	_	45	_	55	_	ns
tscs1/tscs2	CS1/CS2 to Write End	25		35		45	_	ns
taw	Address Setup Time to Write End	25	_	35	_	45	_	ns
tha	Address Hold from Write End	0	_	0	_	0	_	ns
tsa	Addrress Setup Time	0	_	0	_	0	_	ns
tpwe	WE Pulse Width	30		35		40		ns
tsp	Data Setup to Write End	15	_	20	_	25	_	ns
thd	Data Hold from Write End	0	_	0	_	0	_	ns
thzwe	WE LOW to High-Z Output		20	_	20		20	ns
tlzwe	WE HIGH to Low-Z Output	5	_	5	_	5	_	ns

#### Notes:

- 1. Test conditions and output loading conditions are specified in the AC Test Conditions and AC Test Loads (Figure 1).
- 2. The internal write time is defined by the overlap of CS1 LOW, CS2 HIGH and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
- 3. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

#### **AC WAVEFORMS**


# WRITE CYCLE NO. 1 ( $\overline{CS1}/CS2$ Controlled, $\overline{OE} = HIGH$ or LOW)






#### **AC WAVEFORMS**

### WRITE CYCLE NO. 2 (WE Controlled: OE is HIGH During Write Cycle)



### WRITE CYCLE NO. 3 (WE Controlled: OE is LOW During Write Cycle)






#### DATA RETENTION SWITCHING CHARACTERISTICS


Symbol	Parameter	Test Condition	Min.	Max.	Unit
VDR	Vcc for Data Retention	See Data Retention Waveform	1.5	3.6	V
IDR	Data Retention Current	(1) $0V \le CS2 \le 0.2V$ , or Com.	_	7	μΑ
		(2) $CS1 \ge V_{DD} - 0.2V$ , $CS2 \ge Vdd - 0.2V$ Ind.	_	10	
		Auto.	_	20	
		typ. <sup>(1)</sup>	_	2	
tsdr	Data Retention Setup Time	See Data Retention Waveform	0	_	ns
trdr	Recovery Time	See Data Retention Waveform	trc		ns

#### Note:

#### **DATA RETENTION WAVEFORM (CS2 Controlled)**



# **DATA RETENTION WAVEFORM (CS1 Controlled)**



Note: CS2 must satisy either CS2  $\geq$  Vcc -0.2V or CS2  $\leq$  0.2V

<sup>1.</sup> Typical values are measured at Vcc = VDR(min), TA = 25°C and not 100% tested.



#### **ORDERING INFORMATION**

IS62WV2568DALL (1.8  $\pm$  10%)

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
55	IS62WV2568DALL-55TI	TSOP, TYPE I
55	IS62WV2568DALL-55TLI	TSOP, TYPE I, Lead-free
55	IS62WV2568DALL-55BI	mini BGA (6mm x 8mm)
55	IS62WV2568DALL-55BLI	mini BGA (6mm x 8mm), Lead-free
55	IS62WV2568DALL-55HI	sTSOP, TYPE I
55	IS62WV2568DALL-55HLI	sTSOP, TYPE I, Lead-free

IS62WV2568DBLL (2.5V - 3.6V) Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
35	IS62WV2568DBLL-35HLI	sTSOP, TYPE I
35	IS62WV2568DBLL-35TLI	TSOP, TYPE I, Lead-free
45	IS62WV2568DBLL-45TI	TSOP, TYPE I
45	IS62WV2568DBLL-45TLI	TSOP, TYPE I, Lead-free
45	IS62WV2568DBLL-45BI	mini BGA (6mm x 8mm)
45	IS62WV2568DBLL-45BLI	mini BGA (6mm x 8mm), Lead-free
45	IS62WV2568DBLL-45HI	sTSOP, TYPE I
45	IS62WV2568DBLL-45HLI	sTSOP, TYPE I, Lead-free

# IS65WV2568DBLL (2.5V - 3.6V)

Automotive Range (A3): -40°C to +125°C

Speed (ns)	Order Part No.	Package
45	IS65WV2568DBLL-45TLA3	TSOP, TYPE I, Lead-free
45	IS65WV2568DBLL-45HLA3	sTSOP, TYPE I, Lead-free



