


TRUTH TABLE

				I/O PIN				
Mode	WE	CE	ŌĒ	ΙΒ	ŪB	1/00-1/07	I/O8-I/O15	VDD Current
Not Selected	Х	Н	Х	X	Х	High-Z	High-Z	ISB1, ISB2
Output Disabled	Н	L	Н	Χ	Χ	High-Z	High-Z	Icc
	Χ	L	Χ	Н	Н	High-Z	High-Z	
Read	Н	L	L	L	Н	D оит	High-Z	Icc
	Н	L	L	Н	L	High-Z	D ouт	
	Н	L	L	L	L	D out	D out	
Write	L	L	Х	L	Н	Din	High-Z	Icc
	L	L	Χ	Н	L	High-Z	DIN	
	L	L	Χ	L	L	Din	DIN	

PIN CONFIGURATIONS

44-Pin TSOP-II




PIN DESCRIPTIONS

A0-A15	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
LB	Lower-byte Control (I/O0-I/O7)
ŪB	Upper-byte Control (I/O8-I/O15)
NC	No Connection
V _{DD}	Power
GND	Ground




PIN CONFIGURATIONS

48-Pin mini BGA (6mm x 8mm)



44-Pin SOJ (K)



PIN DESCRIPTIONS

A0-A15	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
ĪB	Lower-byte Control (I/O0-I/O7)
UB	Upper-byte Control (I/O8-I/O15)
NC	No Connection
V _{DD}	Power
GND	Ground



DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

$V_{DD} = 3.3V \pm 5\%$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -4.0 \text{ mA}$	2.4	_	V
Vol	Output LOW Voltage	$V_{DD} = Min., IoL = 8.0 mA$	_	0.4	V
VIH	Input HIGH Voltage		2	$V_{DD} + 0.3$	V
VIL	Input LOW Voltage(1)		-0.3	0.8	V
ILI	Input Leakage	$GND \leq V_{IN} \leq V_{DD}$	-1	1	μA
ILO	Output Leakage	GND \leq Vout \leq Vdd, Outputs Disabled	-1	1	μA

Note:

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

$V_{DD} = 2.4V-3.6V$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -1.0 \text{ mA}$	1.8	_	V
Vol	Output LOW Voltage	VDD = Min., IOL = 1.0 mA	_	0.4	V
VIH	Input HIGH Voltage		2.0	$V_{DD} + 0.3$	V
VIL	Input LOW Voltage(1)		-0.3	0.8	V
ILI	Input Leakage	$GND \leq V_IN \leq V_DD$	-1	1	μA
ILO	Output Leakage	GND ≤ Vout ≤ Vdd, Outputs Disabled	-1	1	μA

Note:

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

$V_{DD} = 1.65V-2.2V$

Symbol	Parameter	Test Conditions VDD	Min.	Max.	Unit
Vон	Output HIGH Voltage	loн = -0.1 mA 1.65-2.2V	1.4	_	V
Vol	Output LOW Voltage	loL = 0.1 mA 1.65-2.2V	_	0.2	V
VIH	Input HIGH Voltage	1.65-2.2V	1.4	$V_{DD} + 0.2$	V
$V_{IL^{(1)}}$	Input LOW Voltage	1.65-2.2V	-0.2	0.4	V
lu	Input Leakage	$GND \leq Vin \leq Vdd$	-1	1	μA
ILO	Output Leakage	$GND \leq V_{OUT} \leq V_{DD}$, Outputs Disabled	-1	1	μA

Note

Downloaded from Arrow.com.

^{1.} V_{IL} (min.) = −0.3V DC; V_{IL} (min.) = −2.0V AC (pulse width < 10 ns). Not 100% tested. V_{IH} (max.) = V_{DD} + 0.3V DC; V_{IH} (max.) = V_{DD} + 2.0V AC (pulse width < 10 ns). Not 100% tested.

^{1.} V_{IL} (min.) = −0.3V DC; V_{IL} (min.) = −2.0V AC (pulse width < 10 ns). Not 100% tested. V_{IH} (max.) = V_{DD} + 0.3V DC; V_{IH} (max.) = V_{DD} + 2.0V AC (pulse width < 10 ns). Not 100% tested.

^{1.} V_{IL} (min.) = −0.3V DC; V_{IL} (min.) = −2.0V AC (pulse width < 10 ns). Not 100% tested. V_{IH} (max.) = V_{DD} + 0.3V DC; V_{IH} (max.) = V_{DD} + 2.0V AC (pulse width < 10 ns). Not 100% tested.



ACTEST CONDITIONS

Parameter	Unit (2.4V-3.6V)	Unit (3.3V <u>+</u> 5%)	Unit (1.65V-2.2V)	
Input Pulse Level	0.4V to V _{DD} - 0.3V	0.4V to V _{DD} - 0.3V	0.4V to V _{DD} - 0.3V	
Input Rise and Fall Times	1V/ ns	1V/ ns	1V/ ns	
Input and Output Timing and Reference Level (VRef)	VDD /2	<u>VDD</u> + 0.05 2	0.9V	
Output Load	See Figures 1 and 2	See Figures 1 and 2	See Figures 1 and 2	
R1 (Ω)	1909	317	13500	
R2 (Ω)	1105	351	10800	
Vтм (V)	3.0V	3.3V	1.8V	

ACTEST LOADS




Figure 1.




Figure 2.



ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit	
VTERM	Terminal Voltage with Respect to GND	-0.5 to $V_{DD} + 0.5$	V	
V _{DD}	VDD Relates to GND	-0.3 to 4.0	V	
Тѕтс	Storage Temperature	-65 to +150	°C	
Рт	Power Dissipation	1.0	W	

Notes:

 Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE^(1,2)

Symbol	Parameter	Conditions	Max.	Unit	
Cin	Input Capacitance	VIN = 0V	6	pF	
C _{I/O}	Input/Output Capacitance	Vout = 0V	8	pF	

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions: $TA = 25^{\circ}C$, f = 1 MHz, VDD = 3.3V.



HIGH SPEED (IS61WV6416DALL/DBLL)

OPERATING RANGE (VDD) (IS61WV6416DALL)

Range	Ambient Temperature	V _{DD}	Speed	
Commercial	0°C to +70°C	1.65V-2.2V	20ns	
Industrial	–40°C to +85°C	1.65V-2.2V	20ns	
Automotive	-40°C to +125°C	1.65V-2.2V	20ns	

OPERATING RANGE (VDD) (IS61WV6416DBLL)(1)

Range	Ambient Temperature	Vdd (8 ns)1	V _{DD} (10 ns) ¹	
Commercial	0°C to +70°C	3.3V <u>+</u> 5%	2.4V-3.6V	
Industrial	–40°C to +85°C	3.3V <u>+</u> 5%	2.4V-3.6V	

Note:

OPERATING RANGE (VDD) (IS64WV6416DBLL)

Range	Ambient Temperature	V _{DD} (10 ns)	
Automotive	-40°C to +125°C	2.4V-3.6V	

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

				-8	-10	-12	-20
Symbol	Parameter	Test Conditions		Min. Max.	Min. Max.	Min. Max.	Min. Max. Unit
Icc	VDD Dynamic Operating	V _{DD} = Max.,	Com.	 65	- 50	- 45	— 40 mA
	Supply Current	IOUT = 0 mA, f = fMAX	Ind.	- 70	 55	 50	 45
		$\overline{CE} = VIL$	Auto.(3)		- 65	- 55	 50
		$\begin{array}{l} \text{Vin} \geq \text{Vdd} - 0.3\text{V, or} \\ \text{Vin} \leq \ 0.4\text{V} \end{array}$	typ. ⁽²⁾	45	45	45	
IsB2	CMOS Standby	V _{DD} = Max.,	Com.	— 40	— 40	— 40	— 40 μA
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$,	Ind.	 55	 55	 55	— 55
	, , ,	$V_{\text{IN}} \ge V_{\text{DD}} - 0.2V$, or	Auto.		— 90	— 90	— 90
		$V_{IN} \leq \ 0.2V, f=0$	typ.(2)	4	4	4	

- 1. At f = fmax, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.
- 2. Typical values are measured at $V_{DD} = 3.0V$, $T_A = 25$ °C and not 100% tested.
- 3. For Automotive grade at 15ns, typ. Icc = 38mA, not 100% tested.

^{1.} When operated in the range of 2.4V-3.6V, the device meets 10ns. When operated in the range of $3.3V \pm 5\%$, the device meets 8ns.



LOW POWER (IS61WV6416DALS/DBLS)

OPERATING RANGE (VDD) (IS61WV6416DALS)

Range	Ambient Temperature	V DD	Speed	
Commercial	0°C to +70°C	1.65V-2.2V	45ns	
Industrial	–40°C to +85°C	1.65V-2.2V	45ns	
Automotive	-40°C to +125°C	1.65V-2.2V	55ns	

OPERATING RANGE (VDD) (IS61WV6416DBLS)

Range	Ambient Temperature	Vdd (35 ns)	
Commercial	0°C to +70°C	2.4V-3.6V	
Industrial	-40°C to +85°C	2.4V-3.6V	

OPERATING RANGE (VDD) (IS64WV6416DBLS)

Range	Ambient Temperature	V _{DD} (35 ns)
Automotive	-40°C to +125°C	2.4V-3.6V

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

				-25		-(35	-4	1 5	
Symbol	Parameter	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Unit
Icc	VDD Dynamic Operating	V _{DD} = Max.,	Com.	_	20	_	20	_	18	mA
	Supply Current	IOUT = 0 mA, f = fMAX	Ind.	_	25	_	25	_	20	
		$\overline{CE} = V_{IL}$	Auto.	_	40	_	35	_	30	
		$\begin{array}{l} \text{Vin} \geq \text{Vdd} - 0.3\text{V}, \text{or} \\ \text{Vin} \leq \ 0.4\text{V} \end{array}$	typ. ⁽²⁾	18	3					
IsB2	CMOS Standby	V _{DD} = Max.,	Com.	_	40	_	40	_	40	μΑ
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$,	Ind.	_	50	_	50	_	50	
		$V_{\text{IN}} \ge V_{\text{DD}} - 0.2V$, or	Auto.	_	75	_	75	_	75	
		$V_{IN} \leq \ 0.2V, f=0$	typ.(2)	4	1					

- 1. At $f = f_{MAX}$, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.
- 2. Typical values are measured at $V_{DD} = 3.0V$, $T_A = 25$ °C and not 100% tested.



READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

			-8	_	10	-1	12	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
trc	Read Cycle Time	8	_	10	_	12	_	ns
taa	Address Access Time	_	8	_	10	_	12	ns
tона	Output Hold Time	2.0	_	2.0	_	3	_	ns
tace	CE Access Time	_	8	_	10	_	12	ns
tDOE	OE Access Time	_	5.5	_	6.5	_	6.5	ns
thzoe(2)	OE to High-Z Output	_	3	_	4	_	6	ns
tLZOE ⁽²⁾	OE to Low-Z Output	0	_	0	_	0	_	ns
thzce(2	CE to High-Z Output	0	3	0	4	0	6	ns
tLZCE ⁽²⁾	CE to Low-Z Output	3	_	3	_	3	_	ns
tва	LB, UB Access Time	_	5.5	_	6.5	_	6.5	ns
thzb(2)	LB, UB to High-Z Output	0	5.5	0	6.5	0	6.5	ns
tLZB ⁽²⁾	LB, UB to Low-Z Output	0	_	0	_	0	_	ns
t PU	Power Up Time	0	_	0	_	0	_	ns
t PD	Power Down Time	_	8		10	_	10	ns

^{1.} Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.

^{2.} Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage.



READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

		-20	ns	-25	5 ns	-3	5 ns	-45	i ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
trc	Read Cycle Time	20	_	25	_	35	_	45	_	ns
taa	Address Access Time	_	20	_	25	_	35	_	45	ns
tона	Output Hold Time	2.5	_	6	_	8	_	10	_	ns
tace	CE Access Time	_	20	_	25	_	35	_	45	ns
tDOE	OE Access Time	_	8	_	12	_	15	_	20	ns
thzoe(2)	OE to High-Z Output	0	8	0	8	0	10	0	15	ns
tLZOE ⁽²⁾	OE to Low-Z Output	0	_	0	_	0	_	0	_	ns
thzce(2	CE to High-Z Output	0	8	0	8	0	10	0	15	ns
tLZCE ⁽²⁾	CE to Low-Z Output	3	_	10	_	10	_	10	_	ns
t BA	LB, UB Access Time	_	8	_	25	_	35	_	45	ns
tнzв	LB, UB to High-Z Output	0	8	0	8	0	10	0	15	ns
tızb	LB, UB to Low-Z Output	0	_	0	_	0	_	0	_	ns

^{1.} Test conditions assume signal transition times of 1.5 ns or less, timing reference levels of 1.25V, input pulse levels of 0.4V to VDD-0.3V and output loading specified in Figure 1a.


^{2.} Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

^{3.} Not 100% tested.




AC WAVEFORMS

READ CYCLE NO. 1^(1,2) (Address Controlled) ($\overline{CE} = \overline{OE} = V_{IL}$, \overline{UB} and/or $\overline{LB} = V_{IL}$)



READ CYCLE NO. 2(1,3)



- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected. \overline{OE} , \overline{CE} , \overline{UB} and/or $\overline{LB} = V_{IL}$.
- 3. Address is valid prior to or coincident with $\overline{\sf CE}$ LOW transition.



WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)

		-	8		-10	-1	2	
Symbol	Parameter	Min.	Max.	Min	. Max.	Min.	Max.	Unit
twc	Write Cycle Time	8	_	10	_	12	_	ns
tsce	CE to Write End	6.5	_	8	_	9	_	ns
taw	Address Setup Time to Write End	6.5	_	8	_	9	_	ns
tha	Address Hold from Write End	0	_	0	_	0	_	ns
t sa	Address Setup Time	0	_	0	_	0	_	ns
tрwв	LB, UB Valid to End of Write	6.5	_	8	_	9	_	ns
tpwE1	WE Pulse Width	6.5	_	8	_	9	_	ns
tpwE2	$\overline{\text{WE}}$ Pulse Width ($\overline{\text{OE}} = \text{LOW}$)	8.0	_	10	_	11	_	ns
tsp	Data Setup to Write End	5	_	6	_	9	_	ns
thd	Data Hold from Write End	0	_	0	_	0	_	ns
thzwe ⁽²⁾	WE LOW to High-Z Output	_	3.5	_	5	_	6	ns
tlzwe ⁽²⁾	WE HIGH to Low-Z Output	2	_	2	_	3	_	ns

Notes:

2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

^{1.} Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.

^{3.} The internal write time is defined by the overlap of $\overline{\text{CE}}$ LOW and $\overline{\text{UB}}$ or $\overline{\text{LB}}$, and $\overline{\text{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write. Shaded area product in development



WRITE CYCLE SWITCHING CHARACTERISTICS(1,2) (Over Operating Range)

		-20	ns	-25	ns	-35 ns	-4	īns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min. Max.	Min.	Max.	Unit
twc	Write Cycle Time	20	_	25	_	35 —	45	_	ns
tsce	CE to Write End	12	_	18	_	25 —	35	_	ns
taw	Address Setup Time to Write End	12	_	15	_	25 —	35	_	ns
tна	Address Hold from Write End	0	_	0	_	0 —	0	_	ns
t sa	Address Setup Time	0	_	0	_	0 —	0	_	ns
t PWB	LB, UB Valid to End of Write	12	_	18	_	30 —	35	_	ns
tPWE1	$\overline{\text{WE}}$ Pulse Width ($\overline{\text{OE}}$ = HIGH)	12	_	18	_	30 —	35	_	ns
tPWE2	$\overline{\text{WE}}$ Pulse Width ($\overline{\text{OE}}$ = LOW)	17	_	20	_	30 —	35	_	ns
tsp	Data Setup to Write End	9	_	12	_	15 —	20	_	ns
thd	Data Hold from Write End	0	_	0	_	0 —	0	_	ns
thzwe ⁽³⁾	WE LOW to High-Z Output	_	9	_	12	— 20	_	20	ns
tLZWE ⁽³⁾	WE HIGH to Low-Z Output	3		5		5 —	5		ns


^{1.} Test conditions for IS61WV6416LL assume signal transition times of 1.5ns or less, timing reference levels of 1.25V, input pulse levels of 0.4V to VDD-0.3V and output loading specified in Figure 1a.

Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
 The internal write time is defined by the overlap of CE LOW and UB or LB, and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.



AC WAVEFORMS


WRITE CYCLE NO. 1 (CE Controlled, OE is HIGH or LOW) (1)



Notes:

- 1. WRITE is an internally generated signal asserted during an overlap of the LOW states on the $\overline{\text{CE}}$ and $\overline{\text{WE}}$ inputs and at least one of the $\overline{\text{LB}}$ and $\overline{\text{UB}}$ inputs being in the LOW state.
- 2. WRITE = (\overline{CE}) [(\overline{LB}) = $(\overline{\overline{UB}})$] $(\overline{\overline{WE}})$.


WRITE CYCLE NO. 2 (WE Controlled. OE is HIGH During Write Cycle) (1,2)






AC WAVEFORMS

WRITE CYCLE NO. 3 (WE Controlled. OE is LOW During Write Cycle) (1)



WRITE CYCLE NO. 4 (LB, UB Controlled, Back-to-Back Write) (1,3)



- 1. The internal Write time is defined by the overlap of $\overline{CE} = LOW$, \overline{UB} and/or $\overline{LB} = LOW$, and $\overline{WE} = LOW$. All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The tsa, tha, tsd, and the timing is referenced to the rising or falling edge of the signal that terminates the Write.
- Zested with OE HIGH for a minimum of 4 ns before WE = LOW to place the I/O in a HIGH-Z state.
 WE may be held LOW across many address cycles and the LB, UB pins can be used to control the Write function.

11/18/2010



HIGH SPEED (IS61WV6416DALL/DBLL)

DATA RETENTION SWITCHING CHARACTERISTICS (2.4V-3.6V)

Symbol	Parameter	Test Condition	Options	Min.	Typ. ⁽¹⁾	Max.	Unit
V _{DR}	VDD for Data Retention	See Data Retention Waveform		2.0	_	3.6	V
IDR	Data Retention Current	$V_{DD} = 2.0V, \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	4	40	μА
			Ind.	_	_	55	
			Auto.			90	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
trdr	Recovery Time	See Data Retention Waveform		trc	_	_	ns


Note 1: Typical values are measured at V_{DD} = 3.0V, T_A = 25°C and not 100% tested.

DATA RETENTION SWITCHING CHARACTERISTICS (1.65V-2.2V)

Symbol	Parameter	Test Condition	Options	Min.	Typ. ⁽¹⁾	Max.	Unit
VDR	VDD for Data Retention	See Data Retention Waveform		1.2	_	3.6	V
Idr	Data Retention Current	$V_{DD} = 1.2V, \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	4	40	μΑ
			Ind.	_	_	55	
			Auto.	_	_	90	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
trdr	Recovery Time	See Data Retention Waveform		trc	_	_	ns

Note 1: Typical values are measured at V_{DD} = 1.8V, T_A = 25°C and not 100% tested.

DATA RETENTION WAVEFORM (CE Controlled)





LOW POWER (IS61WV6416DALS/DBLS)

DATA RETENTION SWITCHING CHARACTERISTICS (2.4V-3.6V)

Symbol	Parameter	Test Condition	Options	Min.	Typ. ⁽¹⁾	Max.	Unit
V _{DR}	VDD for Data Retention	See Data Retention Waveform		2.0	_	3.6	V
IDR	Data Retention Current	$V_{DD} = 2.0V, \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	4	40	μΑ
			Ind.	_	_	50	
			Auto.			75	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
trdr	Recovery Time	See Data Retention Waveform		trc	_	_	ns


Note 1: Typical values are measured at $V_{DD} = 3.0V$, $T_A = 25$ °C and not 100% tested.

DATA RETENTION SWITCHING CHARACTERISTICS (1.65V-2.2V)

Symbol	Parameter	Test Condition	Options	Min.	Typ. ⁽¹⁾	Max.	Unit
V _{DR}	VDD for Data Retention	See Data Retention Waveform		1.2	_	3.6	V
ldr	Data Retention Current	$V_{DD} = 1.2V, \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	4	40	μΑ
			Ind.	_	_	50	
			Auto.	_	_	75	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
trdr	Recovery Time	See Data Retention Waveform		trc	_	_	ns

Note 1: Typical values are measured at V_{DD} = 1.8V, T_A = 25°C and not 100% tested.

DATA RETENTION WAVEFORM (CE Controlled)





ORDERING INFORMATION (HIGH SPEED)

Industrial Range: -40°C to +85°C Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
8	IS61WV6416DBLL-8BI	48 mini BGA (6mm x 8mm)
	IS61WV6416DBLL-8BLI	48 mini BGA (6mm x 8mm), Lead-free
	IS61WV6416DBLL-8TI	TSOP (Type II)
	IS61WV6416DBLL-8TLI	TSOP (Type II), Lead-free
	IS61WV6416DBLL-8KI	400-mil Plastic SOJ
	IS61WV6416DBLL-8KLI	400-mil Plastic SOJ, Lead-free
10	IS61WV6416DBLL-10BI	48 mini BGA (6mm x 8mm)
	IS61WV6416DBLL-10BLI	48 mini BGA (6mm x 8mm), Lead-free
	IS61WV6416DBLL-10TI	TSOP (Type II)
	IS61WV6416DBLL-10TLI	TSOP (Type II), Lead-free
	IS61WV6416DBLL-10KI	400-mil Plastic SOJ
	IS61WV6416DBLL-10KLI	400-mil Plastic SOJ, Lead-free

Industrial Range: -40°C to +85°C Voltage Range: 1.65V to 2.2V

Speed (ns)	Order Part No.	Package
20	IS61WV6416DALL-20BLI	48 mini BGA (6mm x 8mm), Lead-free
	IS61WV6416DALL-20TLI	TSOP (Type II), Lead-free

Automotive Range: -40°C to +125°C

Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
10	IS64WV6416DBLL-10BA3	48 mini BGA (6mm x 8mm)
	IS64WV6416DBLL-10BLA3	48 mini BGA (6mm x 8mm), Lead-free
	IS64WV6416DBLL-10CTA3	TSOP (Type II), Copper Leadframe
	IS64WV6416DBLL-10CTLA3	TSOP (Type II), Lead-free, Copper Leadframe

ORDERING INFORMATION (LOW POWER - IN EVALUATION)

Industrial Range: -40°C to +85°C Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
35	IS61WV6416DBLS-35TLI	TSOP (Type II), Lead-free



