

48-Pin mini BGA, 1 Chip Select, A19 on G2 (B), 48-Pin mini BGA, 2 Chip Select, A19 on G2 (B2)

	1	2	3	4	5	6
A	LB#	OE#	(A0)	(A1)	(A2)	NC
В	(I/O8)	UB#	(A3)	(A4)	CS#	(1/00
С	1/09	(I/O10)	(A5)	(A6)	I/O1	(I/O2)
D	vss	(I/O11)	(A17)	(A7)	I/O3	VDD
E	VDD	(I/O12)	NC	(A16)	I/O4	VSS
F	(I/O14)	(/O13)	(A14)	(A15)	(I/O5)	(I/O6)
G	(I/O15)	(A19)	(A12)	(A13)	WE#	(I/O7)
н	(A18)	(A8)	(A9)	(A10)	(A11)	NC

6 2 3 5 Α LB# (A0) (OE# (A3 ) В ( 1/08 (UB# A4 (CS1#) (1/00` (1/010) A5 1/01 1/02 С D (1/011) (A17 (vss) ( A7 (1/03) (VDD) Е (1/012) (NC) (A16) (1/04) (VDD) (vss` F (1/013) (A14) (1/014 (A15 ) (1/05) (1/06 G (1/015) (A19) (A12) (1/07 ( A13 ) Н A8 A9 (A10 ) A11 (NC) A18


48-Pin mini BGA, 1 Chip Select, A19 on H6 (B3), 48-Pin mini BGA, 2 Chip Select, A19 on H6 (B4)

	1	2	3	4	5	6	
A	LB#	OE#	(A0)	(A1)	A2	NC	
В	(I/O8)	UB#	(A3)	(A4)	CS#	(1/00	
С	1/09	(I/O10)	(A5)	(A6)	1/01	(I/O2)	
D	VSS	(I/O11)	(A17)	(A7)	1/03	VDD	
E	VDD	(I/O12)	NC	(A16)	1/04	VSS	
F	(I/O14)	(/O13)	(A14)	(A15)	1/05	(I/O6)	
G	(I/O15)	NC	(A12)	(A13)	WE#	(I/O7)	
н	(A18)	(A8)	(A9)	(A10)	A11	(A19)	


2 6 Α LB# OE# (A3 ) В (UB# I/O8 (A4 ) (CS1#) (1/00 (1/010) A5 (1/01) (1/02 С ( A6 D (1/011) (A17) (vss) ( A7 (VDD) (1/03) Ε (1/012) (NC) (A16) (1/013) (A14) (1/014) (A15 1/05 (1/06) G NC (A12) A13 (1/07 Н A8 Α9 (A10 ` A11 (A19 \



## 54-Pin TSOP (II)



## 48-Pin TSOP (I)



### **Pin Descriptions**

A0-A19	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CS# or CS1#/CS2	Chip Enable Input(s)
OE#	Output Enable Input
WE#	Write Enable Input
LB#	Lower-byte Control (I/O0-I/O7)
UB#	Upper-byte Control (I/O8-I/O15)
NC	No Connection
VDD	Power
VSS	Ground



### **FUNCTION DESCRIPTION**

SRAM is one of random access memories. Each byte or word has an address and can be accessed randomly. SRAM has three different modes supported. Each function is described below with Truth Table.

#### STANDBY MODE

Device enters standby mode when deselected (CS# HIGH). The input and output pins (I/O0-15) are placed in a high impedance state. CMOS input in this mode will maximize saving power.

#### **WRITE MODE**

Write operation issues with Chip selected (CS#) and Write Enable (WE#) input LOW. The input and output pins (I/O0-15) are in data input mode. Output buffers are closed during this time even if OE# is LOW. UB# and LB# enables a byte write feature. By enabling LB# LOW, data from I/O pins (I/O0 through I/O7) are written into the location specified on the address pins. And with UB# being LOW, data from I/O pins (I/O8 through I/O15) are written into the location.

#### **READ MODE**

Read operation issues with Chip selected (CS# LOW) and Write Enable (WE#) input HIGH. When OE# is LOW, output buffer turns on to make data output. Any input to I/O pins during READ mode is not permitted. UB# and LB# enables a byte read feature. By enabling LB# LOW, data from memory appears on I/O0-7. And with UB# being LOW, data from memory appears on I/O8-15.

In the READ mode, output buffers can be turned off by pulling OE# HIGH. In this mode, internal device operates as READ but I/Os are in a high impedance state. Since device is in READ mode, active current is used.

#### **TRUTH TABLE**

Mode	CS#	WE#	OE#	LB#	UB#	1/00-1/07	I/O8-I/O15	VDD Current
Not Selected	Н	Х	Х	Х	Х	High-Z	High-Z	I <sub>SB1</sub> , I <sub>SB2</sub>
Output Disabled	L	Н	Н	L	Х	High-Z	High-Z	ICC,ICC1
Output Disabled	L	Х	Х	Н	Н	High-Z	High-Z	100,1001
	L H		L	L	Н	DOUT	High-Z	
Read	L	Н	L	Н	L	High-Z	DOUT	ICC,ICC1
	L	Н	L	L	L	DOUT	DOUT	
	L	L	Х	L	Н	DIN	High-Z	
Write	L L X H L		High-Z	DIN	ICC,ICC1			
	L	L	Х	L	L	DIN	DIN	

#### Note:

1. CS# = H means CS1#=HIGH, and CS2= LOW in Dual Chip Select Device.




### **POWER UP INITIALIZATION**

The device includes on-chip voltage sensor used to launch POWER-UP initialization process.

When VDD reaches stable level, the device requires 150us of tPU (Power-Up Time) to complete its self-initialization process.

When initialization is complete, the device is ready for normal operation.



# **ABSOLUTE MAXIMUM RATINGS AND Operating Range**

### ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Parameter	Value	Unit
Vterm	Terminal Voltage with Respect to VSS	$-0.5$ to $V_{DD} + 0.5V$	V
$V_{DD}$	V <sub>DD</sub> Related to VSS	-0.3 to 4.0	V
tStg	Storage Temperature	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	1.0	W

#### Notes:

### PIN CAPACITANCE (1)

Parameter	Symbol	Test Condition	Max	Units
Input capacitance	Cin	T 25°C f - 1 MHz \/ \/(tvo)	6	pF
DQ capacitance (IO0–IO15)	C <sub>I/O</sub>	$T_A = 25$ °C, $f = 1$ MHz, $V_{DD} = V_{DD}(typ)$	8	pF

#### Note:

### **OPERATING RANGE**

Range	Ambient	IS61WV102416FALL	IS61WV102416FBLL	IS64WV102416FBLL
	Temperature	VDD (20ns)	VDD (8, 10ns)	VDD (10ns)
Industrial	-40°C to +85°C	1.65V – 2.2V	2.4V - 3.6V	_
Automotive (A3)	-40°C to +125°C	_	-	2.4V - 3.6V

<sup>1.</sup> Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

<sup>1.</sup> These parameters are guaranteed by design and tested by a sample basis only.




# AC TEST CONDITIONS (OVER THE OPERATING RANGE)


Parameter	Unit (1.65V~2.2V)	Unit (2.4V~3.6V)		
Input Pulse Level	0V to V <sub>DD</sub>	0V to V <sub>DD</sub>		
Input Rise and Fall Time	1.5 ns	1.5 ns		
Output Timing Reference Level	$\frac{1}{2}$ $V_{DD}$	½ V <sub>DD</sub>		
R1 (ohm)	13500	319		
R2 (ohm)	10800	353		
V <sub>TM</sub> (V)	1.8V	3.3V		
Output Load Conditions	Refer to Figu	ure 1 and 2		

### **AC TEST LOADS**

### FIGURE 1



### FIGURE 2





### DC ELECTRICAL CHARACTERISTICS

## DC ELECTRICAL CHARACTERISTICS-I (OVER THE OPERATING RANGE)

VDD = 1.65V - 2.2V

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	I <sub>OH</sub> = -0.1 mA	1.4		V
Vol	Output LOW Voltage	I <sub>OL</sub> = 0.1 mA	_	0.2	V
V <sub>IH</sub> <sup>(1)</sup>	Input HIGH Voltage		1.4	V <sub>DD</sub> + 0.2	V
V <sub>IL</sub> (1)	Input LOW Voltage		-0.2	0.4	V
ILI	Input Leakage	GND < VIN < VDD	-1	1	μA
I <sub>LO</sub>	Output Leakage	GND < V <sub>IN</sub> < V <sub>DD</sub> , Output Disabled	-1	1	μA

#### Notes:

## DC ELECTRICAL CHARACTERISTICS-I (OVER THE OPERATING RANGE)

VDD = 2.4V - 3.6V

Symbol	Parameter		Test Conditions	Min.	Max.	Unit
Voh	Output HIGH	2.4V ~ 2.7V	$V_{DD} = Min., I_{OH} = -1.0 \text{ mA}$	2.0		V
	Voltage	2.7V ~ 3.6V	$V_{DD} = Min., I_{OH} = -4.0 \text{ mA}$	2.2	_	
Vol	Output LOW	2.4V ~ 2.7V	$V_{DD} = Min., I_{OL} = 2.0 \text{ mA}$	_	0.4	V
	Voltage	2.7V ~ 3.6V	$V_{DD} = Min., I_{OL} = 8.0 \text{ mA}$	_	0.4	
V <sub>IH</sub> <sup>(1)</sup>	Input HIGH Voltage	2.4V ~ 2.7V		2.0	V <sub>DD</sub> + 0.3	V
		2.7V ~ 3.6V		2.0	V DD + 0.3	
V <sub>IL</sub> (1)	Input LOW Voltage	2.4V ~ 2.7V		-0.3	0.6	V
		2.7V ~ 3.6V		-0.3	0.8	
ILI	Input Leakage		VSS < VIN < VDD	-2	2	μA
I <sub>LO</sub>	Output Leakage		VSS < V <sub>IN</sub> < V <sub>DD</sub> , Output	-2	2	μA
			Disabled			

#### Notes:

1. VIL(min) = -0.3V DC; VIL(min) = -2.0V AC (pulse width 2.0ns). Not 100% tested. VIH (max) = VDD + 0.3V DC; VIH(max) = VDD + 2.0V AC (pulse width 2.0ns). Not 100% tested.

VILL(min) = -1.0V AC (pulse width < 10ns). Not 100% tested.</li>
 VIHH (max) = VDD + 1.0V AC (pulse width < 10ns). Not 100% tested.</li>



## POWER SUPPLY CHARACTERISTICS-II FOR POWER (1) (OVER THE OPERATING RANGE)

Symbol	Parameter	Test Conditions	Grade	-8 Max.	-10 Max.	-20 Max	Unit
V Dimonia On anating		Com.	90	85	80		
ICC	V <sub>DD</sub> Dynamic Operating Supply Current	$V_{DD} = MAX$ , $I_{OUT} = 0$ mA, $f = f_{MAX}$	Ind.	100	95	90	mΑ
	Зарріу Сапені		Auto.	-	135	-	
	Operating Cumply	\/	Com.	80	80	80	
ICC1	Operating Supply Current	$V_{DD} = MAX,$ $I_{OUT} = 0 \text{ mA, f} = 0$	Ind.	90	90	90	mΑ
	Current	1001 = 0 1114, 1 = 0	Auto.	-	110	-	
	TTI Ctandby Current	TL Standby Current  (TTL Inpute)  VDD = MAX,  VIN = VIH or VIL		40	40	40	
ISB1	(TTL Inputs)			50	50	50	mΑ
	(TTE inputs)	CS# ≥ V <sub>IH</sub> , f = 0	Auto.	-	60	-	
		$V_{DD} = MAX$ .	Com.	30	30	30	
ICDO	CMOS Standby Current	$CS\# \geq V_{DD} - 0.2V$	Ind.	40	40	40	m Λ
(CMOS Inputs)	$V_{IN} \ge V_{DD} - 0.2V$ , or $V_{IN} \le 0.2V$ , f	Auto.	-	50	-	mA	
		= 0			10		

- At f = fMAX, address and data inputs are cycling at the maximum frequency, f = 0 means no input line change. Typical values are measured at VDD = 3.0V/1.8V,  $T_A = 25$  °C and not 100% tested. CS#=H means CS1#=HIGH, and CS2=LOW in Dual Chip Select Device 1.
- 2.



# **AC CHARACTERISTICS (OVER OPERATING RANGE)**

## **READ CYCLE AC CHARACTERISTICS**


Parameter	Symbol	-8	(1)	-10	O <sup>(1)</sup>	-2	<b>0</b> <sup>(1)</sup>	unit	notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	uiiit	Hotes
Read Cycle Time	tRC	8	ı	10	ı	20	-	ns	
Address Access Time	tAA	-	8	-	10	-	20	ns	
Output Hold Time	tOHA	2.5	ı	2.5	1	2.5	-	ns	
CS# Access Time	tACE	-	8	-	10	-	20	ns	
OE# Access Time	tDOE	-	5.5	-	6	-	8	ns	
OE# to High-Z Output	tHZOE	0	4	0	5	0	8	ns	2
OE# to Low-Z Output	tLZOE	0	-	0	-	0	-	ns	2
CS# to High-Z Output	tHZCE	0	4	0	5	0	8	ns	2
CS# to Low-Z Output	tLZCE	3	1	3	1	3	-	ns	2
UB#, LB# Access Time	tBA	-	5.5	-	6	-	8	ns	
UB#, LB# to High-Z Output	tHZB	0	4	0	5	0	8	ns	2
UB#, LB# to Low-Z Output	tLZB	0	-	0	-	0	-	ns	2

- Test conditions assume signal transition times of 3 ns or less, timing reference levels of VDD/2, and output loading specified in Figure 1. Tested with the load in Figure 2. Transition is measured  $\pm 500$  mV from steady-state voltage. Not 100% tested. 1.
- 2.
- CS#=H means CS1#=HIGH, and CS2=LOW in Dual Chip Select Device



### **AC WAVEFORMS**


READ CYCLE NO. 1<sup>(1)</sup> (Address Controlled, CS# = OE# = UB# = LB# = LOW, WE# = HIGH)



Notes:

1. The device is continuously selected.

## READ CYCLE NO. $2^{(1)}$ (OE# CONTROLLED, WE# = HIGH)



Notes:

1. Address is valid prior to or coincident with CS# LOW transition.



### WRITE CYCLE AC CHARACTERISTICS

Poromotor	Symbol	<b>-8</b> <sup>(1)</sup>		-10 <sup>(1)</sup>		<b>-20</b> <sup>(1)</sup>		unit	notos
Parameter		Min	Max	Min	Max	Min	Max	unit	notes
Write Cycle Time	tWC	8	-	10	-	20	-	ns	
CS# to Write End	tSCS	6.5	-	8	-	12	-	ns	
Address Setup Time to Write End	tAW	6.5	-	8	-	12	-	ns	
UB#,LB# to Write End	tPWB	6.5	-	8	-	12	-	ns	
Address Hold from Write End	tHA	0	-	0	-	0	-	ns	
Address Setup Time	tSA	0	-	0	-	0	-	ns	
WE# Pulse Width	tPWE1	6.5	-	8	-	12	-	ns	
WE# Pulse Width (OE# = LOW)	tPWE2	8	-	10	-	17	-	ns	2
Data Setup to Write End	tSD	5	-	6	-	9	-	ns	
Data Hold from Write End	tHD	0	-	0	-	0	-	ns	
WE# LOW to High-Z Output	tHZWE	-	3.5	-	4	-	9	ns	
WE# HIGH to Low-Z Output	tLZWE	2	-	2	-	3	-	ns	


- Test conditions assume signal transition times of 3 ns or less, timing reference levels of VDD/2, and output loading specified in Figure 1.
- 2
- Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

  The internal write time is defined by the overlap of CS# = LOW, UB# or LB# = LOW, and WE# = LOW. All signals must be in valid states to initiate a Write, but anyone can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
- CS#=H means CS1#=HIGH, and CS2=LOW in Dual Chip Select Device
- If OE# is LOW during write cycle, (WE# controlled, CS# = UB# = LB# = LOW), the minimum Write cycle time for write cycle NO.3 is the sum of tHZWE and tSD



### **AC WAVEFORMS**


## WRITE CYCLE NO. 1<sup>(1)</sup> (CS# CONTROLLED, OE# = HIGH OR LOW)



tHZWE is is based on the assumption when tSA=0nS after READ operation. Actual DOUT for tHZWE may not appear if OE# goes high before Write Cycle.




## WRITE CYCLE NO. 2<sup>(1, 2)</sup> (WE# CONTROLLED: OE# IS HIGH DURING WRITE CYCLE)



#### Notes:

- 1. tHZOE is the time DOUT goes to High-Z after OE# goes high.
- 2. During this period, the I/Os are in output state. Do not apply input signals.


# WRITE CYCLE NO. 3<sup>(1)</sup> (WE# CONTROLLED: OE# IS LOW DURING WRITE CYCLE)



If OE# is low during write cycle, tHZWE must be met in the application. Do not apply input signal during this period. Data output from the previous READ operation will drive IO BUS.



## WRITE CYCLE NO. $4^{(1, 2, 3)}$ (UB# & LB# Controlled, CS# = OE# = LOW)



- 1. If OE# is low during write cycle, tHZWE must be met in the application. Do not apply input signal during this period. Data output from the previous READ operation will drive IO BUS.
- 2. Due to the restriction of note1, OE# is recommended to be HIGH during write period.
- 3. WE# stays LOW in this example. If WE# toggles,, tPWE and tHZWE must be considered




### **DATA RETENTION CHARACTERISTICS**

Symbol	Parameter	Test Condition	OPTION	Min.	Typ. <sup>(2)</sup>	Max.	Unit
V <sub>DR</sub> V <sub>DD</sub> for Data Retention	See Data Retention Waveform	$V_{DD} = 2.4V \text{ to } 3.6V$	2.0		3.6	V	
	See Data Retention wavelonn	$V_{DD} = 1.65V \text{ to } 2.2V$	1.2		3.6		
I <sub>DR</sub> Data Retention Current	$V_{DD} = V_{DR}(min),$ $CS\# \geq V_{DD} - 0.2V$	Com.	-	10	30		
		Ind.	-	-	40	mA	
		Auto	-	-	50		
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	-	-	ns
t <sub>RDR</sub>	Recovery Time	See Data Retention Waveform		tRC	-	-	ns

#### Note:

- If CS# ≥ VDD-0.2V, all other inputs including UB# and LB# must meet this condition.
   CS#=H means CS1#=HIGH, and CS2=LOW in Dual Chip Select Device
   Typical values are measured at VDD = V<sub>DR</sub> (Min), T<sub>A</sub> = 25 °C and not 100% tested.

## **DATA RETENTION WAVEFORM (CS# CONTROLLED)**





## **ORDERING INFORMATION**

Industrial Range: -40°C to +85°C, Voltage Range: 1.65V to 2.2V

Speed (ns)	Order Part No.	Package
20	IS61WV102416FALL-20BLI	mini BGA (6mm x 8mm), Single Chip Select, Lead-free
20	IS61WV102416FALL-20B2LI	mini BGA (6mm x 8mm), Dual Chip Select, Lead-free
20	IS61WV102416FALL-20B3LI	mini BGA (6mm x 8mm), Single Chip Select, Lead-free
20	IS61WV102416FALL-20B4LI	mini BGA (6mm x 8mm), Dual Chip Select, Lead-free
20	IS61WV102416FALL-20TLI	48-pin TSOP (Type I), Lead-free
20	IS61WV102416FALL-20T2LI	54-pin TSOP (Type II), Lead-free

## Industrial Range: -40°C to +85°C, Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
8	IS61WV102416FBLL-8BI	mini BGA (6mm x 8mm), Single Chip Select
8	IS61WV102416FBLL-8BLI	mini BGA (6mm x 8mm), Single Chip Select, Lead-free
8	IS61WV102416FBLL-8B2I	mini BGA (6mm x 8mm), Dual Chip Select
8	IS61WV102416FBLL-8B2LI	mini BGA (6mm x 8mm), Dual Chip Select, Lead-free
8	IS61WV102416FBLL-8B3LI	mini BGA (6mm x 8mm), Single Chip Select, Lead-free
8	IS61WV102416FBLL-8B4LI	mini BGA (6mm x 8mm), Dual Chip Select, Lead-free
8	IS61WV102416FBLL-8TLI	48-pin TSOP (Type I), Lead-free
8	IS61WV102416FBLL-8T2LI	54-pin TSOP (Type II), Lead-free
10	IS61WV102416FBLL-10BI	mini BGA (6mm x 8mm), Single Chip Select
10	IS61WV102416FBLL-10BLI	mini BGA (6mm x 8mm), Single Chip Select, Lead-free
10	IS61WV102416FBLL-10B2I	mini BGA (6mm x 8mm), Dual Chip Select
10	IS61WV102416FBLL-10B2LI	mini BGA (6mm x 8mm), Dual Chip Select, Lead-free
10	IS61WV102416FBLL-10B3LI	mini BGA (6mm x 8mm), Single Chip Select, Lead-free
10	IS61WV102416FBLL-10B4LI	mini BGA (6mm x 8mm), Dual Chip Select, Lead-free
10	IS61WV102416FBLL-10TLI	48-pin TSOP (Type I), Lead-free
10	IS61WV102416FBLL-10T2LI	54-pin TSOP (Type II), Lead-free

# Automotive (A3) Range: -40°C to +125°C, Voltage Range: 2.4V to 3.6V

	6 L B (N	B 1
Speed (ns)	Order Part No.	Package
10	IS64WV102416FBLL-10BA3	mini BGA (6mm x 8mm), Single Chip Select
10	IS64WV102416FBLL-10BLA3	mini BGA (6mm x 8mm), Single Chip Select, Lead-free
10	IS64WV102416FBLL-10B2A3	mini BGA (6mm x 8mm), Dual Chip Select
10	IS64WV102416FBLL-10B2LA3	mini BGA (6mm x 8mm), Dual Chip Select, Lead-free
10	IS64WV102416FBLL-10B3LA3	mini BGA (6mm x 8mm), Single Chip Select, Lead-free
10	IS64WV102416FBLL-10B4LA3	mini BGA (6mm x 8mm), Dual Chip Select, Lead-free
10	IS64WV102416FBLL-10CTLA3	48-pin TSOP (Type I), Copper Leadframe, Lead-free
10	IS64WV102416FBLL-10CT2LA3	54-pin TSOP (Type II), Copper Leadframe, Lead-free



### **PACKAGE INFORMATION**

