



PIN CONFIGURATIONS 44-Pin SOJ



44-Pin TSOP (Type II)



PIN DESCRIPTIONS

A0-A15	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input

LB	Lower-byte Control (I/O0-I/O7)
ŪB	Upper-byte Control (I/O8-I/O15)
NC	No Connection
VDD	Power
GND	Ground



TRUTH TABLE

						I/O	PIN	
Mode	WE	Œ	ŌĒ	ĪB	UB	1/00-1/07	I/O8-I/O15	V _{DD} Current
Not Selected	Х	Н	Х	Х	Х	High-Z	High-Z	ISB1, ISB2
Output Disabled	Н	L	Н	Х	Χ	High-Z	High-Z	Icc1, Icc2
•	Χ	L	Χ	Н	Н	High-Z	High-Z	
Read	Н	L	L	L	Н	D оит	High-Z	Icc1, Icc2
	Н	L	L	Н	L	High-Z	Dout	
	Н	L	L	L	L	Dout	Dout	
Write	L	L	Х	L	Н	DIN	High-Z	Icc1, Icc2
	L	L	Χ	Н	L	High-Z	DIN	
	L	L	Χ	L	L	DIN	DIN	

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
Tstg	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	1.5	W
Іоит	DC Output Current (LOW)	20	mA

OPERATING RANGE (IS61C/62C6416AL)

Range	Ambient Temperature	V _{DD}
Commercial	0°C to +70°C	5V ± 10%
Industrial	-40°C to +85°C	5V ± 10%

OPERATING RANGE (IS64C/65C6416AL)

Range	Ambient Temperature	V DD
Automotive	-40°C to +125°C	5V ± 10%

^{1.} Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



CAPACITANCE(1,2)

Symbol	Parameter Conditions		Max.	Unit
CIN	Input Capacitance	VIN = 0V	5	pF
Соит	Output Capacitance	Vout = 0V	7	pF

Notes:

- Tested initially and after any design or process changes that may affect these parameters.
 Test conditions: T_A = 25°C, f = 1 MHz, V_{DD} = 5.0V.

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit	
Vон	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -4.0 \text{ mA}$		2.4	_	V
Vol	Output LOW Voltage	VDD = Min., IOL = 8.0 mA		_	0.4	V
ViH	Input HIGH Voltage			2.2	VDD + 0.5	V
VIL	Input LOW Voltage(1)			-0.3	0.8	V
ILI	Input Leakage	$GND \leq V_IN \leq V_DD$	Com.	–1	1	μA
			Ind.	- 2	2	
			Auto.	- 5	5	
ILO	Output Leakage	GND ≤ Vout ≤ Vdd	Com.	–1	1	μA
		Outputs Disabled	Ind.	- 2	2	
		•	Auto.	 5	5	

Note:

1. $V_{IL} = -3.0V$ for pulse width less than 10 ns.



IS61C6416AL/IS64C6416AL POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions		-12 Min.	? ns Max.	-15 Min.	ns Max.	Unit
lcc1	V _{DD} Operating	$V_{DD} = V_{DD} \text{ MAX.}, \overline{CE} = V_{IL}$	Com.		40			mA
1001	Supply Current	IOUT = 0 mA, f = 0	Ind.	_	45			1117 (
	Cupply Culton	1001 = 0 111/1,1 = 0	Auto.		10	_	50	
lcc2	VDD Dynamic Operating	VDD = VDD MAX., $\overline{\textbf{CE}}$ = VIL	Com.	_	50			mA
	Supply Current	IOUT = 0 mA, f = fMAX	Ind.	_	55			
			Auto.			_	60	
			typ. ⁽²⁾	_	35			
Isb1	TTL Standby Current	VDD = VDD MAX.,	Com.	_	1			mA
	(TTL Inputs)	VIN = VIH OR VIL	Ind.	_	1			
	, ,	$\overline{\textbf{CE}} \ge V_{\text{IH}}, f = 0$	Auto.			_	1	
Isb2	CMOS Standby	VDD = VDD MAX.,	Com.		350			μA
	Current (CMOS Inputs)	$\overline{CE} \leq V_{DD} - 0.2V$,	Ind.	_	400			
	, , , , ,	$V_{IN} \ge V_{DD} - 0.2V$, or	Auto.			_	450	
		$V_{IN} \le 0.2V, f = 0$	typ. ⁽²⁾	_	200			

Note:

IS62C6416AL/IS65C6416AL POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

				-35	ns	-45 ı	ns	
Symbol	Parameter	Test Conditions		Min.	Max.	Min.	Max.	Unit
lcc	Average operating	Œ=V⊩,	Com.	_	10			mA
	Current	VIN=VIHOR VIL,	Ind.	_	15			
		II/O=0 mA	Auto.			_	20	
lcc1	V _{DD} Dynamic Operating	VDD=Max., CE=VIL	Com.	_	35			mA
	Supply Current	$IOUT = 0 \text{ mA}, f = f_{MAX}$	Ind.	_	40			
		VIN=VIH or VIL	Auto.			_	45	
ISB1	TTL Standby Current	V _{DD} =Max.,	Com.	_	1			mA
	(TTLInputs)	$V_{IN} = V_{IH} \text{ or } V_{IL}, \overline{CE} \ge V_{IH},$	Ind.	_	1.5			
		f = 0	Auto.			_	2	
ISB2	CMOS Standby	V _{DD} =Max.,	Com.	_	5			μA
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$,	Ind.	_	10			·
	, ,	$V_{IN} \ge V_{DD} - 0.2V$, or $V_{IN} \le V_{SS} + 0.2V$, $f = 0$	Auto.			_	15	

^{1.} At $f = f_{MAX}$, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

^{2.} Typical values are measured at VDD = 5V, TA = 25% and not 100% tested.

^{1.} At $f = f_{MAX}$, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.



READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

		-1	2	-1	5	-3	5	-45		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t rc	Read Cycle Time	12	_	15	_	35	_	45	_	ns
t AA	Address Access Time	_	12	_	15	_	35	_	45	ns
t oha	Output Hold Time	3	_	3	_	3	_	3	_	ns
t ACE	CE Access Time	_	12	_	15	_	35	_	45	ns
t DOE	OE Access Time	_	6	_	7	_	10	_	20	ns
thzoe(2)	OE to High-Z Output	0	6	0	6	0	10	0	15	ns
tlzoe(2)	OE to Low-Z Output	0	_	0	_	3	_	5	_	ns
thzce(2	CE to High-Z Output	0	7	0	8	0	10	0	15	ns
tLZCE(2)	CE to Low-Z Output	2	_	2	_	3	_	5	_	ns
t BA	LB, UB Access Time	_	6	_	6	_	35	_	45	ns
t HZB	LB, UB to High-Z Output	0	6	0	7	0	10	0	15	ns
t LZB	LB, UB to Low-Z Output	0	_	0	_	0	_	0	_	ns

Notes:

- 1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
- 2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. Not 100% tested.

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Level	1.5V
Output Load	See Figures 1 and 2

AC TEST LOADS




Figure 1





Figure 2




AC WAVEFORMS

READ CYCLE NO. $1^{(1,2)}$ (Address Controlled) ($\overline{CE} = \overline{OE} = V_{IL}$, \overline{UB} or $\overline{LB} = V_{IL}$)



READ CYCLE NO. 2^(1,3)



- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected. $\overline{\text{OE}}$, $\overline{\text{CE}}$, $\overline{\text{UB}}$, or $\overline{\text{LB}}$ = V_IL.
- 3. Address is valid prior to or coincident with $\overline{\textbf{CE}}$ LOW transition.



WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)

		-1:	2	-1:	5	-3	5	-4	5	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	12	_	15	_	35	_	45	_	ns
tsce	CE to Write End	9	_	12	_	25	_	35	_	ns
taw	Address Setup Time to Write End	9	_	12	_	25	_	35	_	ns
t ha	Address Hold from Write End	0	_	0	_	0	_	0	_	ns
t sa	Address Setup Time	0	_	0	_	0	_	0	_	ns
t PWB	LB, UB Valid to End of Write	9	_	12	_	25	_	35	_	ns
t PWE1	WE Pulse Width (OE =High)	9	_	12	_	25	_	35	_	ns
tpwE2	WE Pulse Width (OE=Low)	9	_	12	_	25	_	35	_	ns
tsd	Data Setup to Write End	6	_	9	_	20	_	25	_	ns
t HD	Data Hold from Write End	0	_	0	_	0	_	0	_	ns
thzwe ⁽²⁾	WE LOW to High-Z Output	_	6	_	6	_	20	_	20	ns
tLZWE ⁽²⁾	WE HIGH to Low-Z Output	3	_	3	_	5	_	5	_	ns


^{1.} Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.

^{2.} Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

^{3.} The internal write time is defined by the overlap of $\overline{\textbf{CE}}$ LOW and $\overline{\textbf{UB}}$ or $\overline{\textbf{LB}}$, and $\overline{\textbf{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.

AC WAVEFORMS


WRITE CYCLE NO. 1 (WE Controlled)(1,2)




- 1. WRITE is an internally generated signal asserted during an overlap of the LOW states on the $\overline{\textbf{CE}}$ and $\overline{\textbf{WE}}$ inputs and at least one of the $\overline{\textbf{LB}}$ and $\overline{\textbf{UB}}$ inputs being in the LOW state.
- 2. WRITE = (\overline{CE}) [(\overline{LB}) = (\overline{UB})] (\overline{WE}) .



WRITE CYCLE NO. 2 (OE is HIGH During Write Cycle) (1,2)




WRITE CYCLE NO. 3 (OE is LOW During Write Cycle) (1)



- 1. The internal write time is defined by the overlap of $\overline{\textbf{CE}}$ LOW and $\overline{\textbf{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 2. I/O will assume the High-Z state if $\overline{\text{OE}} \ge \text{V}_{\text{IH}}$.



WRITE CYCLE NO. 4 (UB/LB Back to Back Write)






DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition		Min.	Max.	Unit
VDR	V _{DD} for Data Retention	See Data Retention Waveform		2.0	5.5	V
l DR	Data Retention Current	$V_{DD}=2.0V, \overline{CE} \ge V_{DD}-0.2V$ $V_{IN} \ge V_{DD}-0.2V, \text{ or } V_{IN} \le V_{SS}+0.2V$	Com. Ind.		90 100	μA
			Auto. typ. (1)	— 50	125	
t SDR	Data Retention Setup Time	See Data Retention Waveform		0	_	ns
t RDR	RecoveryTime	See Data Retention Waveform		trc	_	ns

Note:

DATA RETENTION WAVEFORM (CE Controlled)



^{1.} Typical Values are measured at VDD=5V, $TA=25^{\circ}C$ and not 100% tested.

IS61C6416AL IS64C6416AL IS62C6416AL



ORDERING INFORMATION: IS61C6416AL


Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
12	IS61C6416AL-12KLI IS61C6416AL-12TLI	400-mil Plastic SOJ, Lead-free 44-pin TSOP-II, Lead-free


ORDERING INFORMATION: IS64C6416AL

Automotive Range: -40°C to +125°C

Speed (ns)	Order Part No.	Package
15	IS64C6416AL-15TLA3	44-pin TSOP-II, Lead-free



SYMBOL	DII		
2 LINDUL	MIN		
Α	3,2		
A1	2.08		
A3	0.63		
8	0.38		
b2	0.66		
D	28.4		
E	11.0		
E1	10.0		
E2	-		
е	1		
ZD	(



NOTE:

- 1. Controlling dimension: mm
- 2. Dimension D and E1 do not include mold p
- 3. Dimension b2 does not include dambar pro
- 4. Formed leads shall be planar with respect at the seating plane after final test.
- 5. Reference document : JEDEC SPEC MS-0



44L 400mil SOJ Package Outline

