


Internal Electrical Schematic



Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the module may occur. These are not tested at manufacturing. All voltage parameters are absolute voltages referenced to COM unless otherwise stated in the table.

Symbol	Description	Min	Max	Unit
BV _{DSS}	MOSFET Blocking Voltage		500	V
I _O @ T _C =25°C	DC Output Current per MOSFET		2.4	A
I _{OP} @ T _C =25°C	Pulsed Output Current per MOSFET (Note 1)		15	
P _d @ T _C =25°C	Maximum Power Dissipation per MOSFET		18	W
V _{ISO}	Isolation Voltage (1min)		1900	V _{RMS}
TJ	Operating Junction Temperature	-40	150	°C
T _C	Operating Case Temperature	-40	150	°C
Ts	Storage Temperature	-40	150	°C
V _{S1,2,3}	High Side Floating Supply Offset Voltage	V _{B1,2,3} - 20	V _{B1,2,3} +0.3	V
V _{B1,2,3}	High Side Floating Supply Voltage	-0.3	525	V
Vcc	Low Side and Logic Supply voltage	-0.3	25	V
V _{IN}	Input Voltage of LIN, HIN	COM -0.3	V _{CC} +0.3	V

Note 1: Pulse Width = 100µs, Single Pulse



Recommended Operating Conditions

Symbol	Description	Min	Max	Unit
V+	Positive DC Bus Input Voltage		400	V
V _{S1,2,3}	High Side Floating Supply Offset Voltage	(Note 2)	400	V
V _{B1,2,3}	High Side Floating Supply Voltage	V _S +12	V _S +20	V
V _{CC}	Low Side and Logic Supply Voltage	13.5	16.5	V
V _{IN}	Input Voltage of LIN, HIN, ITRIP, EN, FLT	0	5	V
Fp	PWM Carrier Frequency		20	kHz

Note 2: Logic operational for Vs from COM-8V to COM+500V. Logic state held for Vs from COM-8V to COM-VBS.

Static Electrical Characteristics

 $(V_{CC}\text{-COM}) = (V_B\text{-}V_S) = 15 \text{ V}$. $T_C = 25^{\circ}\text{C}$ unless otherwise specified. The V_{IN} and I_{IN} parameters are referenced to COM and are applicable to all six channels. The $V_{CC_{UV}}$ parameters are referenced to COM. The $V_{BS_{UV}}$ parameters are referenced to V_S .

Symbol	Description	Min Typ Max U		Units	Conditions	
BV _{DSS}	Drain-to-Source Breakdown Voltage	500			V	T _J =25°C, I _{LK} =250µA
I _{LKH}	Leakage Current of High Side FET		12		μA	T _J =25°C, V _{DS} =500V
I _{LKL}	Leakage Current of Low Side FET Plus Gate Drive IC		14		μA	T _J =25°C, V _{DS} =500V
			1.3	1.7	Ω	T _J =25°C, V _{CC} =15V, Id = 1.2A
R _{DS(on)}	Drain to Source ON Resistance		3.2		Ω	T _J =150°C, V _{CC} =15V, Id = 1A (Note 3)
V _{SD}	Mosfet Body Diode Forward Voltage		0.8		V	T _J =25°C, V _{CC} =15V, I _D =1.2A
V _{IN,th+}	Positive Going Input Threshold	2.2			V	
$V_{IN,th}$	Negative Going Input Threshold			0.8	V	
V _{CCUV+,} V _{BSUV+}	V_{CC} and V_{BS} Supply Under-Voltage, Positive Going Threshold	8	8.9	9.8	V	
V _{CCUV-} , V _{BSUV-}	V _{CC} and V _{BS} supply Under-Voltage, Negative Going Threshold	6.9	7.7	8.5	V	
V _{CCUVH} , V _{BSUVH}	V _{CC} and V _{BS} Supply Under-Voltage Lock-Out Hysteresis		1.2		V	
I _{QBS}	Quiescent V _{BS} Supply Current V _{IN} =0V		45	60	μA	
I _{QBS, ON}	Quiescent V _{BS} Supply Current V _{IN} =4V		45	60	μΑ	
I _{QCC}	Quiescent V _{CC} Supply Current V _{IN} =0V		1.8	4	mA	
I _{QCC, ON}	Quiescent V _{CC} Supply Current V _{IN} =4V		1.9	4	mA	
I _{IN+}	Input Bias Current V _{IN} =4V		5.7	18	μΑ	V _{IN} =3.3V
I _{IN-}	Input Bias Current V _{IN} =0V			2	μΑ	V _{IN} =0V
R _{BR}	Internal Bootstrap Equivalent Resistor Value	250 Ω T _J =25°C		T _J =25°C		

Note 3: Characterized, not tested at manufacturing





Dynamic Electrical Characteristics

 $(V_{CC}\text{-COM}) = (V_{B}\text{-}V_{S}) = 15 \text{ V}. \ T_{C} = 25^{\circ}\text{C}$ unless otherwise specified.

Symbol	Description	Min	Тур	Max	Units	Conditions	
T _{ON}	Input to Output Propagation Turn-On Delay Time		0.8	1.5	μs	I _D =120mA, V+=30V	
T _{OFF}	Input to Output Propagation Turn-Off Delay Time		0.9	1.5	μs	See Fig.1	
T _{FIL,IN}	Input Filter Time (HIN, LIN)	200	300		ns	V _{IN} =0 & V _{IN} =3.3V	
DT	Deadtime Inserted		400		ns	V _{IN} =0 & V _{IN} =3.3V without external deadtime	
Eon	Turn-on switching energy loss		32		μJ		
E _{OFF}	Turn-off switching energy loss		6		μJ	V ₊ =320V, I _D =0.5A, L=40mH, T _C =25°C (Note 4)	
E _{REC}	Recovery energy loss		5		μJ	10-20 0 (11010 4)	
E _{ON,150}	Turn-on switching energy loss		59		μJ		
E _{OFF,150}	Turn-off switching energy loss		7		μJ	$V_{+}=320V$, $I_{D}=0.5A$, L=40mH, $T_{C}=150$ °C (Note 4)	
E _{REC,150}	Recovery energy loss		12		μJ	1 10=100 0 (11010 4)	

Note 4: Characterized, not tested at manufacturing

Thermal and Mechanical Characteristics

Symbol	Description	Min	Тур	Max	Units	Conditions
R _{th(J-C)}	Junction to Case Thermal Resistance		6.8		°C/W	High Side V-Phase Mosfet (Note 5)

Note 5: Characterized, not tested at manufacturing. Case temperature (T_C) point shown in Figure 2.

Internal NTC - Thermistor Characteristics (IRSM505-055 Only)

Symbol	Description	Min	Тур	Max	Units	Conditions
R ₂₅	Resistance		47		kΩ	T _C =25°C, ±5% tolerance
R ₁₂₅	Resistance		1.41		kΩ	T _C =125°C
В	B-constant (25-50°C)		4050		K	±2% tolerance (Note 6)
Temperature Range		-40		125	°C	

Note 6: See application notes for usage





Qualification Information[†]

Qualification Level		Industrial ^{††}
Moisture Sensitivity Level		MSL3 ^{†††}
RoHS Compliant		Yes
UL Certified		Yes – File Number E252584
ESD	Machine Model	Class B
E9D	Human Body Model	Class 2


- † Qualification standards can be found at International Rectifier's web site http://www.irf.com/
- †† Higher qualification ratings may be available should the user have such requirements. Please contact your International Rectifier sales representative for further information.
- ††† SOP23 package only. Higher MSL ratings may be available for the specific package types listed here. Please contact your International Rectifier sales representative for further information.






Module Pin-Out Description

Pin	Name	Description
1	COM	Logic Ground
2	V _{B1}	High Side Floating Supply Voltage 1
3	V _{CC1}	15V Supply 1
4	HIN1	Logic Input for High Side Gate Driver - Phase 1
5	LIN1	Logic Input for Low Side Gate Driver - Phase 1
6	NC	Not Connected
7	V _{B2}	High Side Floating Supply Voltage 2
8	V _{CC2}	15V Supply 2
9	HIN2	Logic Input for High Side Gate Driver - Phase 2
10	LIN2	Logic Input for Low Side Gate Driver - Phase 2
11	V_{TH}	Thermistor Output (IRSM505-055DA)
11	NC	Not Connected (IRSM515-055DA)
12	V _{B3}	High Side Floating Supply Voltage 3
13	V _{CC3}	15V Supply 3
14	HIN3	Logic Input for High Side Gate Driver - Phase 3
15	LIN3	Logic Input for Low Side Gate Driver - Phase 3
16	NC	Not Connected
17	V+	DC Bus Voltage Positive
18	U/V _{S1}	Output - Phase 1, High Side Floating Supply Offset 1
19	V_{R1}	Phase 1 Low Side Source
20	V _{R2}	Phase 2 Low Side Source
21	V/V _{S2}	Output - Phase 2, High Side Floating Supply Offset 2
22	V_{R3}	Phase 3 Low Side Source
23	W/V _{S3}	Output - Phase 3, High Side Floating Supply Offset 2





Referenced Figures






Figure 1a: Input to Output propagation turn-on delay time.

Figure 1b: Input to Output propagation turn-off delay time.




Figure 1c: Diode Reverse Recovery.

Figure 1: Switching Parameter Definitions




Figure 2: T_C measurement point for R_{th(j-C)}



Application Notes

A basic application schematic is shown below.




Figure 3: Basic sensor-less motor drive circuit connection. Motor is connected to U, V, W

A complete reference design board for running any permanent magnet motor via sensorless sinusoidal control is available. The board – photo below – features the µIPM™-DIP module and the iMotion™ digital control IC. Reference design kits are available on the <u>International Rectifier website</u> (irf.com > Design Resources > Reference Designs > Intelligent Power Modules)



Figure 4: Reference design board featuring the µIPM™-DIP module and the iMotion™ IRMCF171 digital control IC



Figures 5-7 show the typical current capability for this module at specified conditions. In all tests, the application board – the IRMCS1071-1-D reference board – was placed in a box to prevent cooling from ambient airflow. Figure 5 is derived from using a heat sink that maintains T_C at 125°C. Figures 6-7 represent current capability for the module as used without any heat sink. ΔT_{JA} represents the difference in temperature between the junction of the high-side V-phase Mosfet and the ambient, measured 10cm above and 6cm away from the board. Ambient temperature kept within 28-29°C.




Figure 5: Maximum sinusoidal phase current vs PWM switching frequency with a heat sink. Space Vector Modulation, V+=320V, T_A=28°C, T_J=150°C, T_C=125°C




Figure 6: Maximum sinusoidal phase current vs PWM switching frequency, no heat sink. Space Vector Modulation, V+=320V, T_A=28°C, T_J=128°C






Figure 7: Maximum sinusoidal phase current vs PWM switching frequency, no heat sink. Space Vector Modulation, V+=320V, T_A =28°C, T_J =98°C

The module contains an NTC – connected between COM and the V_{TH} pin – which can be used to monitor the temperature of the module. The NTC is effectively a resistor whose value decreases as the temperature rises. The NTC resistance can be calculated at any temperature as follows:

$$R_{TH}=R_{25}e^{\left[B\left(rac{1}{T_{TH}}-rac{1}{T_{25}}
ight)
ight]}$$
 , where R_{25} is 47k Ω and B is 4050K

An external resistor network is connected to the NTC, the simplest of which is one resistor pulled up to V_{CC} as shown in Figure 3. The V_{TH} vs NTC temperature, T_{TH} curve for this configuration is shown in Figure 8 below. The min, typical and max curves result from the NTC having a $\pm 5\%$ tolerance on its resistance and $\pm 2\%$ tolerance on the B-parameter.

Figure 9 shows the thermistor temperature, T_{TH} plotted against the high-side V-phase junction temperature, T_J for a module without a heat sink. It is thus advisable to shut down the module when T_{TH} reaches 125°C.






Figure 8: V_{TH} vs T_{TH} with V_{TH} pin pulled up to V_{CC} with a 7.50k Ω (1%, 100ppm) resistor. A 15V, 1% variation in V_{CC} is assumed.







Figure 9: T_{TH} vs T_J for a module without a heat sink. V_{CC} =15.4V, R=7.50k Ω




SOP23 Package Outline












Dimensions in mm




DIP23A Package Outline












Dimensions in mm




DIP23 Package Outline










Dimensions in mm



Top Marking



Marking Code P = Pb Free; Y = Engineering Samples

Date Code YWW format, where Y = least significant digit of the production year, WW = two digits representing the week of the production year

Revision History

Nov 2014 Corrected logic in Figure 1. Added UL certification note



Data and Specifications are subject to change without notice IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information

