

Thermal Resistance

	Parameter	Min.	Typ.	Max.	Units
$R_{\theta JC}$ (IGBT)	Thermal Resistance Junction-to-Case (D ² Pak, TO-220, TO-262) ②	—	—	0.60	°C/W
	Thermal Resistance Junction-to-Case (TO-247) ②	—	—	0.60	
$R_{\theta JC}$ (Diode)	Thermal Resistance Junction-to-Case (D ² Pak, TO-220, TO-262) ②	—	—	1.53	
	Thermal Resistance Junction-to-Case (TO-247) ②	—	—	1.62	
$R_{\theta CS}$	Thermal Resistance, Case-to-Sink (flat, greased surface– TO 220, D ² Pak, TO-262)	—	0.50	—	
	Thermal Resistance, Case-to-Sink (flat, greased surface– TO 247)	—	0.24	—	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (PCB Mount - D ² Pak, TO-262) ⑥	—	—	40	
	Thermal Resistance, Junction-to-Ambient (Socket Mount –TO-247)	—	—	40	
	Thermal Resistance, Junction-to-Ambient (Socket Mount –TO-220)	—	—	62	

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(BR)CES}$	Collector-to-Emitter Breakdown Voltage	600	—	—	V	$V_{GE} = 0V, I_C = 100\mu A$ ③
$\Delta V_{(BR)CES}/\Delta T_J$	Temperature Coeff. of Breakdown Voltage	—	0.30	—	V/°C	$V_{GE} = 0V, I_C = 1mA$ (25°C-175°C)
$V_{CE(on)}$	Collector-to-Emitter Saturation Voltage	—	1.60	1.90	V	$I_C = 24A, V_{GE} = 15V, T_J = 25^\circ\text{C}$
		—	1.90	—		$I_C = 24A, V_{GE} = 15V, T_J = 150^\circ\text{C}$
		—	2.0	—		$I_C = 24A, V_{GE} = 15V, T_J = 175^\circ\text{C}$
$V_{GE(th)}$	Gate Threshold Voltage	4.0	—	6.5	V	$V_{CE} = V_{GE}, I_C = 700\mu A$
$\Delta V_{GE(th)}/\Delta T_J$	Threshold Voltage Temp. Coefficient	—	-18	—	mV/°C	$V_{CE} = V_{GE}, I_C = 1.0mA$ (25°C-175°C)
g_{fe}	Forward Transconductance	—	17	—	S	$V_{CE} = 50V, I_C = 24A, PW = 80\mu s$
I_{CES}	Collector-to-Emitter Leakage Current	—	2.0	25	μA	$V_{GE} = 0V, V_{CE} = 600V$
		—	775	—		$V_{GE} = 0V, V_{CE} = 600V, T_J = 175^\circ\text{C}$
I_{GES}	Gate-to-Emitter Leakage Current	—	—	± 100	nA	$V_{GE} = \pm 20V$
V_{FM}	Diode Forward Voltage Drop	—	1.8	2.6	V	$I_F = 24A$
		—	1.28	—		$I_F = 24A, T_J = 175^\circ\text{C}$

Switching Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max	Units	Conditions
Q _g	Total Gate Charge	—	50	75	nC	I _C = 24A V _{GE} = 15V V _{CC} = 400V
Q _{ge}	Gate-to-Emitter Charge	—	13	20		
Q _{gc}	Gate-to-Collector Charge	—	21	31		
E _{on}	Turn-On Switching Loss	—	115	201	μJ	I _C = 24A, V _{CC} = 400V, V _{GE} =15V R _G = 10Ω, L = 200μH, L _S = 150nH, T _J = 25°C
E _{off}	Turn-Off Switching Loss	—	600	700		
E _{total}	Total Switching Loss	—	715	901		
t _{d(on)}	Turn-On delay time	—	41	53	ns	Energy losses include tail & diode reverse recovery ⑤
t _r	Rise time	—	22	31		
t _{d(off)}	Turn-Off delay time	—	104	115		
t _f	Fall time	—	29	41	μJ	I _C = 24A, V _{CC} = 400V, V _{GE} =15V R _G = 10Ω, L = 200μH, L _S = 150nH, T _J = 175°C
E _{on}	Turn-On Switching Loss	—	420	—		
E _{off}	Turn-Off Switching Loss	—	840	—		
E _{total}	Total Switching Loss	—	1260	—	ns	Energy losses include tail & diode reverse recovery ⑤
t _{d(on)}	Turn-On delay time	—	40	—		
t _r	Rise time	—	24	—		
t _{d(off)}	Turn-Off delay time	—	125	—	pF	V _{GE} = 0V V _{CC} = 30V f = 1.0MHz
t _f	Fall time	—	39	—		
C _{ies}	Input Capacitance	—	1490	—		
C _{oes}	Output Capacitance	—	129	—		T _J = 175°C, I _C = 96A V _{CC} = 480V, V _p ≤ 600V R _G = 10Ω, V _{GE} = +20V to 0V
C _{res}	Reverse Transfer Capacitance	—	45	—		
RBSOA	Reverse Bias Safe Operating Area	FULL SQUARE				
SCSOA	Short Circuit Safe Operating Area	5.0	—	—	μs	V _{CC} = 400V, V _p ≤ 600V R _G = 10Ω, V _{GE} = +15V to 0V
E _{rec}	Reverse Recovery Energy of the Diode	—	621	—	μJ	T _J = 175°C
t _{rr}	Diode Reverse Recovery Time	—	89	—	ns	V _{CC} = 400V, I _F = 24A, V _{GE} = 15V,
I _{rr}	Peak Reverse Recovery Current	—	37	—	A	R _g = 10Ω, L = 200μH, L _S = 150nH




Fig. 1 - Maximum DC Collector Current vs. Case Temperature




Fig. 2 - Power Dissipation vs. Case Temperature




Fig. 3 - Forward SOA

$T_C = 25^\circ\text{C}$; $T_J \leq 175^\circ\text{C}$; $V_{GE} = 15\text{V}$




Fig. 4 - Reverse Bias SOA

$T_J = 175^\circ\text{C}$; $V_{GE} = 20\text{V}$




Fig. 5 - Typ. IGBT Output Characteristics
 $T_J = -40^\circ\text{C}$; $t_p = 80\mu\text{s}$




Fig. 6 - Typ. IGBT Output Characteristics
 $T_J = 25^\circ\text{C}$; $t_p = 80\mu\text{s}$




Fig. 7 - Typ. IGBT Output Characteristics
 $T_J = 175^\circ\text{C}$; $t_p = 80\mu\text{s}$




Fig. 8 - Typ. Diode Forward Voltage Drop Characteristics




Fig. 9 - Typical V_{CE} vs. V_{GE}
 $T_J = -40^\circ\text{C}$




Fig. 10 - Typical V_{CE} vs. V_{GE}
 $T_J = 25^\circ\text{C}$




Fig. 11 - Typical V_{CE} vs. V_{GE}
 $T_J = 175^\circ\text{C}$










Fig. 12 - Typ. Transfer Characteristics
 $V_{CE} = 50\text{V}$; $t_p = 10\mu\text{s}$


Fig. 13 - Typ. Energy Loss vs. I_C
 $T_J = 175^\circ\text{C}$; $L = 200\mu\text{H}$; $V_{CE} = 400\text{V}$; $R_G = 10\Omega$; $V_{GE} = 15\text{V}$

Fig. 15 - Typ. Energy Loss vs. R_G
 $T_J = 175^\circ\text{C}$; $L = 200\mu\text{H}$; $V_{CE} = 400\text{V}$; $I_{CE} = 24\text{A}$; $V_{GE} = 15\text{V}$

Fig. 17 - Typ. Diode I_{RR} vs. I_F
 $T_J = 175^\circ\text{C}$

Fig. 14 - Typ. Switching Time vs. I_C
 $T_J = 175^\circ\text{C}$; $L = 200\mu\text{H}$; $V_{CE} = 400\text{V}$; $R_G = 10\Omega$; $V_{GE} = 15\text{V}$

Fig. 16 - Typ. Switching Time vs. R_G
 $T_J = 175^\circ\text{C}$; $L = 200\mu\text{H}$; $V_{CE} = 400\text{V}$; $I_{CE} = 24\text{A}$; $V_{GE} = 15\text{V}$

Fig. 18 - Typ. Diode I_{RR} vs. R_G
 $T_J = 175^\circ\text{C}$




Fig. 19 - Typ. Diode I_{RR} vs. di_F/dt
 $V_{CC} = 400V$; $V_{GE} = 15V$; $I_F = 24A$; $T_J = 175^\circ C$




Fig. 20 - Typ. Diode Q_{RR} vs. di_F/dt
 $V_{CC} = 400V$; $V_{GE} = 15V$; $T_J = 175^\circ C$




Fig. 21 - Typ. Diode E_{RR} vs. I_F
 $T_J = 175^\circ C$




Fig. 22 - V_{GE} vs. Short Circuit Time
 $V_{CC} = 400V$; $T_C = 25^\circ C$




Fig. 23 - Typ. Capacitance vs. V_{CE}
 $V_{GE} = 0V$; $f = 1MHz$




Fig. 24 - Typical Gate Charge vs. V_{GE}
 $I_{CE} = 24A$; $L = 600\mu H$




Fig. 25 - Maximum Transient Thermal Impedance, Junction-to-Case (IGBT-TO247 Pak)




Fig. 26 - Maximum Transient Thermal Impedance, Junction-to-Case (DIODE- TO-247 Pak)

Notes:

- $V_{CC} = 80\% (V_{CES})$, $V_{GE} = 20V$, $L = 100\mu H$, $R_G = 10\Omega$.
- R_{θ} is measured at T_j of approximately 90°C .
- Refer to AN-1086 for guidelines for measuring $V_{(BR)CES}$ safely.
- Pulse width limited by maximum junction temperature.
- Values influenced by parasitic L and C in measurement.
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994. <http://www.irf.com/technical-info/appnotes/an-994.pdf>




Fig. 27 - Maximum Transient Thermal Impedance, Junction-to-Case (IGBT-TO-220Pak)




Fig. 28 - Maximum Transient Thermal Impedance, Junction-to-Case (DIODE-TO-220Pak)




Fig.C.T.1 - Gate Charge Circuit (turn-off)




Fig.C.T.2 - RBSOA Circuit




Fig.C.T.3 - S.C. SOA Circuit




Fig.C.T.4 - Switching Loss Circuit




Fig.C.T.5 - Resistive Load Circuit




Fig.C.T.6 - BVCES Filter Circuit




Fig. WF1 - Typ. Turn-off Loss Waveform
@ $T_J = 175^\circ\text{C}$ using Fig. CT.4




Fig. WF2 - Typ. Turn-on Loss Waveform
@ $T_J = 175^\circ\text{C}$ using Fig. CT.4




Fig. WF3 - Typ. Diode Recovery Waveform
@ $T_J = 175^\circ\text{C}$ using Fig. CT.4






Fig. WF4 - Typ. S.C. Waveform
@ $T_J = 150^\circ\text{C}$ using Fig. CT.3

D²-PAK (TO-263AB) Package Outline

Dimensions are shown in millimeters (inches)



S Y M B O L	DIMENSIONS				N O T E
	MILLIMETERS		INCHES		
	MIN.	MAX.	MIN.	MAX.	
A	4.06	4.83	.160	.190	5
A1	0.00	0.254	.000	.010	
b	0.51	0.99	.020	.039	
b1	0.51	0.89	.020	.035	
b2	1.14	1.78	.045	.070	5
b3	1.14	1.73	.045	.068	
c	0.38	0.74	.015	.029	5
c1	0.38	0.58	.015	.023	
c2	1.14	1.65	.045	.065	3
D	8.38	9.65	.330	.380	
D1	6.86	—	.270	—	4
E	9.65	10.67	.380	.420	3,4
E1	6.22	—	.245	—	4
e	2.54 BSC		.100 BSC		4
H	14.61	15.88	.575	.625	
L	1.78	2.79	.070	.110	
L1	—	1.65	—	.066	
L2	—	1.78	—	.070	
L3	0.25 BSC		.010 BSC		
L4	4.78	5.28	.188	.208	



LEAD ASSIGNMENTS

DIODES

- 1.- ANODE (TWO DIE) / OPEN (ONE DIE)
2. 4.- CATHODE
- 3.- ANODE

HEXFET

- 1.- GATE
2. 4.- DRAIN
- 3.- SOURCE

IGBTs, CoPACK

- 1.- GATE
2. 4.- COLLECTOR
- 3.- EMITTER


NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
3. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [0.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.
4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.
5. DIMENSION b1 AND c1 APPLY TO BASE METAL ONLY.
6. DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
7. CONTROLLING DIMENSION: INCH.
8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-263AB.


D²-Pak (TO-263AB) Part Marking Information

EXAMPLE: THIS IS AN IRF530S WITH
LOT CODE 8024
ASSEMBLED ON VWV 02, 2000
IN THE ASSEMBLY LINE "L"

Note: "P" in assembly line position
indicates "Lead - Free"




OR



Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>

TO-220AB Package Outline

(Dimensions are shown in millimeters (inches))



NOTES:

- 1.- DIMENSIONING AND TOLERANCING AS PER ASME Y14.5 M- 1994.
- 2.- DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS].
- 3.- LEAD DIMENSION AND FINISH UNCONTROLLED IN L1.
- 4.- DIMENSION D, D1 & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 5.- DIMENSION b1, b3 & c1 APPLY TO BASE METAL ONLY.
- 6.- CONTROLLING DIMENSION : INCHES.
- 7.- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS E,H1,D2 & E1
- 8.- DIMENSION E2 X H1 DEFINE A ZONE WHERE STAMPING AND SINGULATION IRREGULARITIES ARE ALLOWED.
- 9.- OUTLINE CONFORMS TO JEDEC TO-220, EXCEPT A2 (max.) AND D2 (min.) WHERE DIMENSIONS ARE DERIVED FROM THE ACTUAL PACKAGE OUTLINE.

SYMBOL	DIMENSIONS				NOTES	
	MILLIMETERS		INCHES			
	MIN.	MAX.	MIN.	MAX.		
A	3.56	4.83	.140	.190	5	
A1	1.14	1.40	.045	.055		
A2	2.03	2.92	.080	.115		
b	0.38	1.01	.015	.040		
b1	0.38	0.97	.015	.038		
b2	1.14	1.78	.045	.070	5	
b3	1.14	1.73	.045	.068		
c	0.36	0.61	.014	.024		
c1	0.36	0.56	.014	.022	5	
D	14.22	16.51	.560	.650	4	
D1	8.38	9.02	.330	.355	7	
D2	11.68	12.88	.460	.507		
E	9.65	10.67	.380	.420		
E1	6.86	8.89	.270	.350	4,7	
E2	—	0.76	—	.030	7	
e	2.54 BSC		.100 BSC		8	
e1	5.08 BSC		.200 BSC		7,8	
H1	5.84	6.86	.230	.270		
L	12.70	14.73	.500	.580		
L1	3.56	4.06	.140	.160		3
øP	3.54	4.08	.139	.161		
Q	2.54	3.42	.100	.135		

LEAD ASSIGNMENTS

HEXFET

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE

IGBTs, CoPACK

- 1.- GATE
- 2.- COLLECTOR
- 3.- EMITTER


DIODES

- 1.- ANODE
- 2.- CATHODE
- 3.- ANODE

TO-220AB Part Marking Information

EXAMPLE: THIS IS AN IRF1010
LOT CODE 1789
ASSEMBLED ON WW 19, 2000
IN THE ASSEMBLY LINE "C"

Note: "P" in assembly line position
indicates "Lead - Free"




TO-220AB package is not recommended for Surface Mount Application.

Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>

TO-262 Package Outline

Dimensions are shown in millimeters (inches)



S Y M B O L	D I M E N S I O N S				N O T E S
	M I L L I M E T E R S		I N C H E S		
	M I N.	M A X.	M I N.	M A X.	
A	4.06	4.83	.160	.190	5
A1	2.03	3.02	.080	.119	
b	0.51	0.99	.020	.039	
b1	0.51	0.89	.020	.035	
b2	1.14	1.78	.045	.070	5
b3	1.14	1.73	.045	.068	
c	0.38	0.74	.015	.029	
c1	0.38	0.58	.015	.023	
c2	1.14	1.65	.045	.065	3
D	8.38	9.65	.330	.380	
D1	6.86	—	.270	—	
E	9.65	10.67	.380	.420	
E1	6.22	—	.245	—	4
e	2.54	BSC	.100	BSC	
L	13.46	14.10	.530	.555	
L1	—	1.65	—	.065	
L2	3.56	3.71	.140	.146	4

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
3. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.
5. DIMENSION b1 AND c1 APPLY TO BASE METAL ONLY.
6. CONTROLLING DIMENSION: INCH.
- 7.- OUTLINE CONFORM TO JEDEC TO-262 EXCEPT A1(max.), b(min.) AND D1(min.) WHERE DIMENSIONS DERIVED THE ACTUAL PACKAGE OUTLINE.

LEAD ASSIGNMENTS

IGBTs, CoPACK

- 1.- GATE
- 2.- COLLECTOR
- 3.- EMITTER
- 4.- COLLECTOR

HEXFET

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE
- 4.- DRAIN


DIODES

- 1.- ANODE (TWO DIE) / OPEN (ONE DIE)
- 2, 4.- CATHODE
- 3.- ANODE


TO-262 Part Marking Information

EXAMPLE: THIS IS AN IRL3103L
LOT CODE 1789
ASSEMBLED ON WW19, 1997
IN THE ASSEMBLY LINE "C"

Note: "P" in assembly line position indicates "Lead - Free"




OR



Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>

TO-247AC Package Outline

Dimensions are shown in millimeters (inches)



NOTES:

1. DIMENSIONING AND TOLERANCING AS PER ASME Y14.5M 1994.
2. DIMENSIONS ARE SHOWN IN INCHES.
3. CONTOUR OF SLOT OPTIONAL.
4. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
5. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS D1 & E1.
6. LEAD FINISH UNCONTROLLED IN L1.
7. ØP TO HAVE A MAXIMUM DRAFT ANGLE OF 1.5 ° TO THE TOP OF THE PART WITH A MAXIMUM HOLE DIAMETER OF .154 INCH.
8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-247AC .

SYMBOL	DIMENSIONS				NOTES
	INCHES		MILLIMETERS		
	MIN.	MAX.	MIN.	MAX.	
A	.183	.209	4.65	5.31	
A1	.087	.102	2.21	2.59	
A2	.059	.098	1.50	2.49	
b	.039	.055	0.99	1.40	
b1	.039	.053	0.99	1.35	
b2	.065	.094	1.65	2.39	
b3	.065	.092	1.65	2.34	
b4	.102	.135	2.59	3.43	
b5	.102	.133	2.59	3.38	
c	.015	.035	0.38	0.89	
c1	.015	.033	0.38	0.84	
D	.776	.815	19.71	20.70	4
D1	.515	-	13.08	-	5
D2	.020	.053	0.51	1.35	
E	.602	.625	15.29	15.87	4
E1	.530	-	13.46	-	
E2	.178	.216	4.52	5.49	
e	.215 BSC		5.46 BSC		
Øk	.010		0.25		
L	.559	.634	14.20	16.10	
L1	.146	.169	3.71	4.29	
ØP	.140	.144	3.56	3.66	
ØP1	-	.291	-	7.39	
Q	.209	.224	5.31	5.69	
S	.217 BSC		5.51 BSC		

LEAD ASSIGNMENTS

HEXFET

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE
- 4.- DRAIN

IGBTs, CoPACK

- 1.- GATE
- 2.- COLLECTOR
- 3.- EMITTER
- 4.- COLLECTOR

DIODES


- 1.- ANODE/OPEN
- 2.- CATHODE
- 3.- ANODE

TO-247AC Part Marking Information

Notes: This part marking information applies to devices produced after 02/26/2001

EXAMPLE: THIS IS AN IRFPE30
WITH ASSEMBLY
LOT CODE 5657
ASSEMBLED ON WW 35, 2001
IN THE ASSEMBLY LINE "H"

Note: "P" in assembly line position
indicates "Lead-Free"




TO-247AC package is not recommended for Surface Mount Application.

Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>

TO-247AD Package Outline

Dimensions are shown in millimeters (inches)



NOTES:

1. DIMENSIONING AND TOLERANCING AS PER ASME Y14.5M 1994.
2. DIMENSIONS ARE SHOWN IN INCHES.
3. CONTOUR OF SLOT OPTIONAL.
4. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
5. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS D1 & E1.
6. LEAD FINISH UNCONTROLLED IN L1.
7. ϕP TO HAVE A MAXIMUM DRAFT ANGLE OF 1.5 ° TO THE TOP OF THE PART WITH A MAXIMUM HOLE DIAMETER OF .154 INCH.
8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-247AD.

SYMBOL	DIMENSIONS				NOTES
	INCHES		MILLIMETERS		
	MIN.	MAX.	MIN.	MAX.	
A	.183	.209	4.65	5.31	
A1	.087	.102	2.21	2.59	
A2	.059	.098	1.50	2.49	
b	.039	.055	0.99	1.40	
b1	.039	.053	0.99	1.35	
b2	.065	.094	1.65	2.39	
b3	.065	.092	1.65	2.34	
b4	.102	.135	2.59	3.43	
b5	.102	.133	2.59	3.38	
c	.015	.035	0.38	0.89	
c1	.015	.033	0.38	0.84	
D	.776	.815	19.71	20.70	4
D1	.515	—	13.08	—	5
D2	.020	.053	0.51	1.35	
E	.602	.625	15.29	15.87	4
E1	.530	—	13.46	—	
E2	.178	.216	4.52	5.49	
e	.215 BSC		5.46 BSC		
Øk	.010		0.25		
L	.780	.827	19.57	21.00	
L1	.146	.169	3.71	4.29	
ØP	.140	.144	3.56	3.66	
ØP1	—	.291	—	7.39	
Q	.209	.224	5.31	5.69	
S	.217 BSC		5.51 BSC		

LEAD ASSIGNMENTS

HEXFET

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE
- 4.- DRAIN

IGBTs, CoPACK

- 1.- GATE
- 2.- COLLECTOR
- 3.- EMITTER
- 4.- COLLECTOR


DIODES

- 1.- ANODE/OPEN
- 2.- CATHODE
- 3.- ANODE

TO-247AD Part Marking Information

EXAMPLE: THIS IS AN IRGP30B120KD-E
WITH ASSEMBLY
LOT CODE 5657
ASSEMBLED ON WW 35, 2000
IN THE ASSEMBLY LINE "H"

Note: "P" in assembly line position
indicates "Lead-Free"




TO-247AD package is not recommended for Surface Mount Application.

Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>

D²Pak Tape & Reel Information

(Dimensions are shown in millimeters (inches))



Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>

Qualification Information[†]

Qualification Level	Industrial (per JEDEC JESD47F) ^{††}	
Moisture Sensitivity Level	D ² Pak	MSL1
	TO-220AB	N/A
	TO-262	N/A
	TO-247AC	N/A
	TO-247AD	N/A
RoHS Compliant	Yes	

† Qualification standards can be found at International Rectifier's web site: <http://www.irf.com/product-info/reliability/>

†† Applicable version of JEDEC standard at the time of product release.

International
 Rectifier



IR WORLD HEADQUARTERS: 101 N. Sepulveda Blvd., El Segundo, California 90245, USA
To contact International Rectifier, please visit <http://www.irf.com/whoto-call/>