

# IRF6604

International  
Rectifier

**Static @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**


	Parameter	Min.	Typ.	Max.	Units	Conditions
$\text{BV}_{\text{DSS}}$	Drain-to-Source Breakdown Voltage	30	—	—	V	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$
$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	27	—	$\text{mV}^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 1\text{mA}$
$R_{\text{DS(on)}}$	Static Drain-to-Source On-Resistance	—	9.0	11.5	$\text{m}\Omega$	$V_{\text{GS}} = 7.0\text{V}, I_D = 12\text{A}$ ③
		—	10	13		$V_{\text{GS}} = 4.5\text{V}, I_D = 9.6\text{A}$ ③
		—	—	—		
$V_{\text{GS(th)}}$	Gate Threshold Voltage	1.3	—	2.1	V	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250\mu\text{A}$
$\Delta V_{\text{GS(th)}}/\Delta T_J$	Gate Threshold Voltage Coefficient	—	-4.5	—	$\text{mV}^\circ\text{C}$	
$I_{\text{DSS}}$	Drain-to-Source Leakage Current	—	—	30	$\mu\text{A}$	$V_{\text{DS}} = 24\text{V}, V_{\text{GS}} = 0\text{V}$
		—	—	50	$\mu\text{A}$	$V_{\text{DS}} = 30\text{V}, V_{\text{GS}} = 0\text{V}$
		—	—	100		$V_{\text{DS}} = 24\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 125^\circ\text{C}$
$I_{\text{GSS}}$	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{\text{GS}} = 12\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{\text{GS}} = -12\text{V}$
$g_{\text{fs}}$	Forward Transconductance	38	—	—	S	$V_{\text{DS}} = 15\text{V}, I_D = 9.6\text{A}$
$Q_g$	Total Gate Charge	—	17	26	nC	See Fig. 16
$Q_{\text{gs1}}$	Pre-V <sub>th</sub> Gate-to-Source Charge	—	4.1	—		
$Q_{\text{gs2}}$	Post-V <sub>th</sub> Gate-to-Source Charge	—	1.0	—		
$Q_{\text{gd}}$	Gate-to-Drain Charge	—	6.3	—		
$Q_{\text{godr}}$	Gate Charge Overdrive	—	5.6	—		
$Q_{\text{sw}}$	Switch Charge ( $Q_{\text{gs2}} + Q_{\text{gd}}$ )	—	7.3	—		
$Q_{\text{oss}}$	Output Charge	—	9.5	—	nC	$V_{\text{DS}} = 16\text{V}, V_{\text{GS}} = 0\text{V}$
$R_G$	Gate Resistance	—	1.1	2.0	$\Omega$	
$t_{\text{d(on)}}$	Turn-On Delay Time	—	11	—	ns	$V_{\text{DD}} = 15\text{V}, V_{\text{GS}} = 4.5\text{V}$ ③
$t_r$	Rise Time	—	4.3	—		$I_D = 9.6\text{A}$
$t_{\text{d(off)}}$	Turn-Off Delay Time	—	18	—		Clamped Inductive Load
$t_f$	Fall Time	—	25	—		
$C_{\text{iss}}$	Input Capacitance	—	2270	—	pF	$V_{\text{GS}} = 0\text{V}$
$C_{\text{oss}}$	Output Capacitance	—	420	—		$V_{\text{DS}} = 15\text{V}$
$C_{\text{rss}}$	Reverse Transfer Capacitance	—	190	—		$f = 1.0\text{MHz}$

## Avalanche Characteristics


	Parameter	Typ.	Max.	Units
$E_{\text{AS}}$	Single Pulse Avalanche Energy ②	—	32	$\text{mJ}$
$I_{\text{AR}}$	Avalanche Current ①	—	9.6	A
$E_{\text{AR}}$	Repetitive Avalanche Energy ①	—	0.23	$\text{mJ}$

## Diode Characteristics


	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_s$	Continuous Source Current (Body Diode)	—	—	42	A	MOSFET symbol showing the integral reverse p-n junction diode.
	Pulsed Source Current (Body Diode) ①	—	—	92		
	Diode Forward Voltage	—	0.94	1.2	V	$T_J = 25^\circ\text{C}, I_S = 9.6\text{A}, V_{\text{GS}} = 0\text{V}$ ③
$t_{rr}$	Reverse Recovery Time	—	31	47	ns	$T_J = 25^\circ\text{C}, I_F = 9.6\text{A}$
$Q_{rr}$	Reverse Recovery Charge	—	26	39	nC	$dI/dt = 100\text{A}/\mu\text{s}$ ③




**Fig 1.** Typical Output Characteristics



**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance Vs. Temperature

# IRF6604


International  
Rectifier




**Fig 5.** Typical Capacitance Vs.  
Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge Vs.  
Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode  
Forward Voltage




**Fig 8.** Maximum Safe Operating Area



**Fig 9.** Maximum Drain Current Vs.  
Ambient Temperature




**Fig 10.** Threshold Voltage Vs. Temperature




**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Ambient

# IRF6604


International  
Rectifier




**Fig 12a.** Unclamped Inductive Test Circuit




**Fig 12b.** Unclamped Inductive Waveforms




**Fig 13.** Gate Charge Test Circuit



**Fig 12c.** Maximum Avalanche Energy Vs. Drain Current




**Fig 14a.** Switching Time Test Circuit




**Fig 14b.** Switching Time Waveforms

[www.irf.com](http://www.irf.com)



**Fig 15.** Peak Diode Recovery  $dv/dt$  Test Circuit for N-Channel HEXFET® Power MOSFETs



**Fig 16.** Gate Charge Waveform

# IRF6604

International  
I<sup>2</sup>R Rectifier

## Power MOSFET Selection for Non-Isolated DC/DC Converters

### Control FET

Special attention has been given to the power losses in the switching elements of the circuit - Q1 and Q2. Power losses in the high side switch Q1, also called the Control FET, are impacted by the  $R_{ds(on)}$  of the MOSFET, but these conduction losses are only about one half of the total losses.

Power losses in the control switch Q1 are given by;

$$P_{loss} = P_{conduction} + P_{switching} + P_{drive} + P_{output}$$

This can be expanded and approximated by;

$$\begin{aligned} P_{loss} = & \left( I_{rms}^2 \times R_{ds(on)} \right) \\ & + \left( I \times \frac{Q_{gd}}{i_g} \times V_{in} \times f \right) + \left( I \times \frac{Q_{gs2}}{i_g} \times V_{in} \times f \right) \\ & + \left( Q_g \times V_g \times f \right) \\ & + \left( \frac{Q_{oss}}{2} \times V_{in} \times f \right) \end{aligned}$$

This simplified loss equation includes the terms  $Q_{gs2}$  and  $Q_{oss}$  which are new to Power MOSFET data sheets.

$Q_{gs2}$  is a sub element of traditional gate-source charge that is included in all MOSFET data sheets. The importance of splitting this gate-source charge into two sub elements,  $Q_{gs1}$  and  $Q_{gs2}$ , can be seen from Fig 16.

$Q_{gs2}$  indicates the charge that must be supplied by the gate driver between the time that the threshold voltage has been reached and the time the drain current rises to  $I_{dmax}$  at which time the drain voltage begins to change. Minimizing  $Q_{gs2}$  is a critical factor in reducing switching losses in Q1.

$Q_{oss}$  is the charge that must be supplied to the output capacitance of the MOSFET during every switching cycle. Figure A shows how  $Q_{oss}$  is formed by the parallel combination of the voltage dependant (non-linear) capacitance's  $C_{ds}$  and  $C_{dg}$  when multiplied by the power supply input buss voltage.

### Synchronous FET

The power loss equation for Q2 is approximated by;

$$\begin{aligned} P_{loss} &= P_{conduction} + P_{drive} + P_{output}^* \\ P_{loss} &= \left( I_{rms}^2 \times R_{ds(on)} \right) \\ &+ \left( Q_g \times V_g \times f \right) \\ &+ \left( \frac{Q_{oss}}{2} \times V_{in} \times f \right) + \left( Q_{rr} \times V_{in} \times f \right) \end{aligned}$$

\*dissipated primarily in Q1.

For the synchronous MOSFET Q2,  $R_{ds(on)}$  is an important characteristic; however, once again the importance of gate charge must not be overlooked since it impacts three critical areas. Under light load the MOSFET must still be turned on and off by the control IC so the gate drive losses become much more significant. Secondly, the output charge  $Q_{oss}$  and reverse recovery charge  $Q_{rr}$  both generate losses that are transferred to Q1 and increase the dissipation in that device. Thirdly, gate charge will impact the MOSFETs' susceptibility to  $Cdv/dt$  turn on.

The drain of Q2 is connected to the switching node of the converter and therefore sees transitions between ground and  $V_{in}$ . As Q1 turns on and off there is a rate of change of drain voltage  $dV/dt$  which is capacitively coupled to the gate of Q2 and can induce a voltage spike on the gate that is sufficient to turn the MOSFET on, resulting in shoot-through current. The ratio of  $Q_{gd}/Q_{gs1}$  must be minimized to reduce the potential for  $Cdv/dt$  turn on.





Figure A:  $Q_{oss}$  Characteristic

[www.irf.com](http://www.irf.com)

**DirectFET™ Outline Dimension, MQ Outline  
 (Medium Size Can, Q-Designation).**

Please see DirectFET application note AN-1035 for all details regarding the assembly of DirectFET.  
 This includes all recommendations for stencil and substrate designs.





# IRF6604


## DirectFET™ Substrate and PCB Layout, MQ Outline (MediumSize Can, Q-Designation).

International  
**IR** Rectifier

Please see DirectFET application note AN-1035 for all details regarding the assembly of DirectFET.  
This includes all recommendations for stencil and substrate designs.




**DirectFET™ Tape & Reel Dimension  
(Showing component orientation).**



NOTE: Controlling dimensions in mm  
Std reel quantity is 4800 parts. (ordered as IRF6604). For 1000 parts on 7" reel,  
order IRF6604TR1

CODE	STANDARD OPTION (QTY 4800)				TR1 OPTION (QTY 1000)			
	METRIC		IMPERIAL		METRIC		IMPERIAL	
A	330.0	N.C.	12.992	N.C.	177.77	N.C.	6.9	N.C.
B	20.2	N.C.	0.795	N.C.	19.06	N.C.	0.75	N.C.
C	12.8	13.2	0.504	0.520	13.5	12.8	0.53	0.50
D	1.5	N.C.	0.059	N.C.	1.5	N.C.	0.059	N.C.
E	100.0	N.C.	3.937	N.C.	58.72	N.C.	2.31	N.C.
F	N.C.	18.4	N.C.	0.724	N.C.	13.50	N.C.	0.53
G	12.4	14.4	0.488	0.567	11.9	12.01	0.47	N.C.
H	11.9	15.4	0.469	0.606	11.9	12.01	0.47	N.C.

**LOADED TAPE FEED DIRECTION**




CODE	DIMENSIONS			
	METRIC		IMPERIAL	
A	7.90	8.10	0.311	0.319
B	3.90	4.10	0.154	0.161
C	11.90	12.30	0.469	0.484
D	5.45	5.55	0.215	0.219
E	5.10	5.30	0.201	0.209
F	6.50	6.70	0.256	0.264
G	1.50	N.C.	0.059	N.C.
H	1.50	1.60	0.059	0.063

# IRF6604

International  
**IR** Rectifier

## DirectFET™ Part Marking



### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting  $T_J = 25^\circ\text{C}$ ,  $L = 0.70\text{mH}$   
 $R_G = 25\Omega$ ,  $I_{AS} = 9.6\text{A}$ .
- ③ Pulse width  $\leq 400\mu\text{s}$ ; duty cycle  $\leq 2\%$ .
- ④ Surface mounted on 1 in. square Cu board.
- ⑤ Used double sided cooling, mounting pad.
- ⑥ Mounted on minimum footprint full size board with metalized back and with small clip heatsink.
- ⑦  $T_C$  measured with thermal couple mounted to top (Drain) of part.
- ⑧  $R_\theta$  is measured at  $T_J$  of approximately  $90^\circ\text{C}$ .

Data and specifications subject to change without notice.  
This product has been designed and qualified for the Consumer market.  
Qualification Standards can be found on IR's Web site.

International  
**IR** Rectifier

**IR WORLD HEADQUARTERS:** 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105  
TAC Fax: (310) 252-7903  
Visit us at [www.irf.com](http://www.irf.com) for sales contact information. 11/05

Note: For the most current drawings please refer to the IR website at:  
<http://www.irf.com/package/>