


## Internal Electrical Schematic – IRAM136-1061A



## Absolute Maximum Ratings (Continued)

| Symbol         | Parameter                                      | Min               | Max  | Units | Conditions  |
|----------------|--|-------------------|--|-------|---|
| $I_{BDF}$      | Bootstrap Diode Peak Forward Current           | ---               | 1.0  | A     | $t_p=10ms$ ,<br>$T_J=150^{\circ}C$ , $T_C=100^{\circ}C$ |
| $P_{BR\ Peak}$ | Bootstrap Resistor Peak Power (Single Pulse)   | ---               | 15.0   | W     | $t_p=100\mu s$ , $T_C=100^{\circ}C$<br>ESR series       |
| $V_{S1,2,3}$   | High side floating supply offset voltage       | $V_{B1,2,3} - 20$ | $V_{B1,2,3} + 0.3$                               | V     |   |
| $V_{B1,2,3}$   | High side floating supply voltage              | -0.3              | 600  | V     |   |
| $V_{CC}$       | Low Side and logic fixed supply voltage        | -0.3              | 20   | V     |   |
| $V_{IN}$       | Input voltage LIN, HIN, $I_{Trip}$ ,<br>FLT/EN | -0.3              | Lower of<br>( $V_{SS}+15V$ ) or<br>$V_{CC}+0.3V$ | V     |   |

## Inverter Section Electrical Characteristics

$V_{BIAS}$  ( $V_{CC}$ ,  $V_{BS1,2,3}$ )=15V,  $T_J=25^{\circ}C$ , unless otherwise specified.

| Symbol                          | Parameter                               | Min | Typ  | Max     | Units          | Conditions   |
|---------------------------------|---|-----|------|---------|----------------|--|
| $V_{(BR)CES}$                   | Collector-to-Emitter Breakdown Voltage  | 600 | ---  | ---     | V              | $V_{IN}=0V$ , $I_C=250\mu A$                                     |
| $\Delta V_{(BR)CES} / \Delta T$ | Temperature Coeff. Of Breakdown Voltage | --- | 0.3  | ---     | V/ $^{\circ}C$ | $V_{IN}=0V$ , $I_C=250\mu A$<br>( $25^{\circ}C - 150^{\circ}C$ ) |
| $V_{CE(ON)}$                    | Collector-to-Emitter Saturation Voltage | --- | 1.5  | 1.7     | V              | $I_C=5A$ , $T_J=25^{\circ}C$                                     |
|                                 |   | --- | 1.7  | 2.1     |                | $I_C=5A$ , $T_J=150^{\circ}C$                                    |
| $I_{CES}$                       | Zero Gate Voltage Collector Current     | --- | 5    | 80      | $\mu A$        | $V_{IN}=0V$ , $V^+=600V$   |
|                                 |   | --- | 80   | ---     |                | $V_{IN}=0V$ , $V^+=600V$ , $T_J=150^{\circ}C$                    |
| $V_{FM}$                        | Diode Forward Voltage Drop              | --  | 1.8  | 2.35    | V              | $I_F=5A$   |
|                                 |   | --- | 1.45 | 1.8     |                | $I_F=5A$ , $T_J=150^{\circ}C$                                    |
| $V_{BDFM}$                      | Bootstrap Diode Forward Voltage Drop    | --- | 1.65 | 1.8     | V              | $I_F=1A$   |
|                                 |   | --- | 1.3  | ---     |                | $I_F=1A$ , $T_J=150^{\circ}C$                                    |
| $R_{BR}$                        | Bootstrap Resistor Value                | --- | 22   | ---     | $\Omega$       | $T_J=25^{\circ}C$  |
| $\Delta R_{BR}/R_{BR}$          | Bootstrap Resistor Tolerance            | --- | ---  | $\pm 5$ | %              | $T_J=25^{\circ}C$  |
| $C_{1,2,3,4}$                   | $V_{CC} / V_{BS}$ Capacitor Value       | --- | 47   | ---     | nF             | $T_J=25^{\circ}C$  |
| $C_6$                           | $I_{trip}$ Capacitor Value              | --- | 1    | ---     | nF             | $T_J=25^{\circ}C$  |

## Inverter Section Switching Characteristics

$V_{BIAS} (V_{CC}, V_{BS1,2,3}) = 15V$ ,  $T_J = 25^\circ C$ , unless otherwise specified.

| Symbol    | Parameter                         | Min         | Typ | Max | Units   | Conditions   |
|-----------|-----------------------------------|-------------|-----|-----|---------|--|
| $E_{ON}$  | Turn-On Switching Loss            | ---         | 240 | 400 | $\mu J$ | $I_C = 5A$ , $V^+ = 400V$<br>$V_{CC} = 15V$ , $L = 1.2mH$<br>Energy losses include "tail" and diode reverse recovery                       |
| $E_{OFF}$ | Turn-Off Switching Loss           | ---         | 65  | 90  |         |  |
| $E_{TOT}$ | Total Switching Loss              | ---         | 305 | 490 |         |  |
| $E_{REC}$ | Diode Reverse Recovery energy     | ---         | 15  | 25  |         |  |
| $t_{RR}$  | Diode Reverse Recovery time       | ---         | 115 | --- | ns      | See CT1  |
| $E_{ON}$  | Turn-on Switching Loss            | ---         | 330 | --- | $\mu J$ | $I_C = 5A$ , $V^+ = 400V$<br>$V_{CC} = 15V$ , $L = 1.2mH$ , $T_J = 150^\circ C$<br>Energy losses include "tail" and diode reverse recovery |
| $E_{OFF}$ | Turn-off Switching Loss           | ---         | 105 | --- |         |  |
| $E_{TOT}$ | Total Switching Loss              | ---         | 435 | --- |         |  |
| $E_{REC}$ | Diode Reverse Recovery energy     | ---         | 40  | --- |         |  |
| $t_{RR}$  | Diode Reverse Recovery time       | ---         | 150 | --- | ns      | See CT1  |
| $Q_G$     | Turn-On IGBT Gate Charge          | ---         | 19  | 29  | nC      | $I_C = 8A$ , $V^+ = 400V$ , $V_{GE} = 15V$   |
| RBSOA     | Reverse Bias Safe Operating Area  | FULL SQUARE |     |     |         | $T_J = 150^\circ C$ , $I_C = 5A$ , $V_p = 600V$<br>$V^+ = 450V$ ,<br>$V_{CC} = +15V$ to $0V$ See CT3                                       |
| SCSOA     | Short Circuit Safe Operating Area | 5           | --- | --- | $\mu s$ | $T_J = 25^\circ C$ , $V^+ = 400V$ ,<br>$V_{GE} = +15V$ to $0V$   |
| SCSOA     | Short Circuit Safe Operating Area | 3           | --- | --- | $\mu s$ | $T_J = 100^\circ C$ , $V^+ = 400V$ ,<br>$V_{GE} = +15V$ to $0V$  |
| SCSOA     | Short Circuit Safe Operating Area | 2           | --- | --- | $\mu s$ | $T_J = 150^\circ C$ , $V^+ = 360V$ ,<br>$V_{GE} = +17.5V$ to $0V$  |
| $I_{CSC}$ | Short Circuit Collector Current   | 11          | --- | --- | A       | $T_J = 150^\circ C$ , $V_{CE} = 50V$ , $V_{GE} = 11V$  |

## Recommended Operating Conditions Driver Function

The Input/Output logic timing diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions. All voltages are absolute referenced to COM. The  $V_s$  offset is tested with all supplies biased at 15V differential (Note 3)

| Symbol       | Definition  | Min          | Typ        | Max          | Units   |
|--------------|---|--------------|------------|--------------|---------|
| $V_{B1,2,3}$ | High side floating supply voltage                 | $V_s + 12.5$ | $V_s + 15$ | $V_s + 17.5$ | V       |
| $V_{S1,2,3}$ | High side floating supply offset voltage          | Note 4       | ---        | 450          | V       |
| $V_{CC}$     | Low side and logic fixed supply voltage           | 13.5         | 15         | 16.5         | V       |
| $V_{ITRIP}$  | $I_{TRIP}$ input voltage                          | $V_{SS}$     | ---        | $V_{SS} + 5$ | V       |
| $V_{IN}$     | Logic input voltage LIN, HIN, $\overline{FLT}/EN$ | $V_{SS}$     | ---        | $V_{SS} + 5$ | V       |
| HIN          | High side PWM pulse width                         | 1            | ---        | ---          | $\mu s$ |
| Deadtime     | External dead time between HIN and LIN            | 1            | ---        | ---          | $\mu s$ |

Note 3: For more details, see IR21364 data sheet

Note 4: Logic operational for  $V_s$  from COM-5V to COM+600V. Logic state held for  $V_s$  from COM-5V to COM- $V_{BS}$ .  
(please refer to DT97-3 for more details)

## Static Electrical Characteristics Driver Function

$V_{BIAS}$  ( $V_{CC}$ ,  $V_{BS1,2,3}$ )=15V,  $T_J$ =25°C, unless otherwise specified. The  $V_{IN}$  and  $I_{IN}$  parameters are referenced to COM and are applicable to all six channels. (Note 3)

| Symbol                    | Definition   | Min  | Typ  | Max  | Units    |
|---------------------------|--|------|------|------|----------|
| $V_{IN,th+}$              | Positive going input threshold for LIN, HIN, $\overline{FLT}/EN$   | 2.5  | ---  | ---  | V        |
| $V_{IN,th-}$              | Negative going input threshold for LIN, HIN, $\overline{FLT}/EN$   | ---  | ---  | 0.8  | V        |
| $V_{CCUV+}$ , $V_{BSUV+}$ | $V_{CC}/V_{BS}$ supply undervoltage, Positive going threshold      | 10.6 | 11.1 | 11.6 | V        |
| $V_{CCUV-}$ , $V_{BSUV-}$ | $V_{CC}/V_{BS}$ supply undervoltage, Negative going threshold      | 10.4 | 10.9 | 11.4 | V        |
| $V_{CCUVH}$ , $V_{BSUVH}$ | $V_{CC}$ and $V_{BS}$ supply undervoltage lock-out hysteresis      | ---  | 0.2  | ---  | V        |
| $I_{QBS}$                 | Quiescent $V_{BS}$ supply current                                  | ---  | ---  | 120  | $\mu A$  |
| $I_{QCC}$                 | Quiescent $V_{CC}$ supply current                                  | ---  | ---  | 2.3  | mA       |
| $I_{LK}$                  | Offset Supply Leakage Current                                      | ---  | ---  | 50   | $\mu A$  |
| $I_{IN+}$                 | Input bias current $V_{IN}=3.3V$ for LIN, HIN, $\overline{FLT}/EN$ | ---  | 100  | 195  | $\mu A$  |
| $I_{IN-}$                 | Input bias current $V_{IN}=0V$ for LIN, HIN, $\overline{FLT}/EN$   | -1   | --   | ---  | $\mu A$  |
| $I_{TRIP+}$               | $I_{TRIP}$ bias current $V_{T/ITRIP}=3.3V$                         | ---  | 3.3  | 6    | $\mu A$  |
| $I_{TRIP-}$               | $I_{TRIP}$ bias current $V_{T/ITRIP}=0V$                           | -1   | ---  | ---  | $\mu A$  |
| $V(I_{TRIP})$             | $I_{TRIP}$ threshold Voltage                                       | 0.44 | 0.49 | 0.54 | V        |
| $V(I_{TRIP}, HYS)$        | $I_{TRIP}$ Input Hysteresis  | ---  | 0.07 | ---  | V        |
| $R_{on\_FLT}$             | Fault low on resistance  | ---  | 50   | 100  | $\Omega$ |

## Dynamic Electrical Characteristics

$V_{BIAS}$  ( $V_{CC}$ ,  $V_{BS1,2,3}$ )=15V,  $T_J$ =25°C, unless otherwise specified. Driver only timing unless otherwise specified.

| Symbol          | Parameter  | Min  | Typ | Max  | Units   | Conditions                                 |
|-----------------|--|------|-----|------|---------|--|
| $T_{ON}$        | Input to Output propagation turn-on delay time (see fig.11)      | ---  | --- | 1.15 | $\mu s$ | $I_C=5A$ , $V^+=300V$                      |
| $T_{OFF}$       | Input to Output propagation turn-off delay time (see fig. 11)    | ---  | --- | 1.15 | $\mu s$ |  |
| $T_{FILIN}$     | Input filter time (HIN,LIN)                                      | ---  | 310 | ---  | ns      | $V_{IN}=0$ or $V_{IN}=5V$                  |
| $T_{FILEN}$     | Input filter time ( $\overline{FLT}/EN$ )                        | 100  | 200 | ---  | ns      | $V_{IN}=0$ or $V_{IN}=5V$                  |
| $T_{EN}$        | EN low to six switch turn-off propagation delay (see fig. 3)     | ---  | --- | 1.35 | $\mu s$ | $V_{IN}=0$ or $V_{IN}=5V$ , $V_{EN}=0$     |
| $T_{FLT}$       | $I_{TRIP}$ to Fault propagation delay                            | 400  | 600 | 800  | ns      | $V_{IN}=0$ or $V_{IN}=5V$ , $V_{ITRIP}=5V$ |
| $T_{BLT-ITRIP}$ | $I_{TRIP}$ Blanking Time   | 100  | 150 | ---  | ns      | $V_{IN}=0$ or $V_{IN}=5V$ , $V_{ITRIP}=5V$ |
| $T_{ITRIP}$     | $I_{TRIP}$ to six switch turn-off propagation delay (see fig. 2) | ---  | --- | 1.5  | $\mu s$ | $I_C=5A$ , $V^+=300V$                      |
| $D_T$           | Internal Dead Time injected by driver                            | 220  | 290 | 360  | ns      | $V_{IN}=0$ or $V_{IN}=5V$                  |
| $M_T$           | Matching Propagation Delay Time (On & Off) all channels          | ---  | 40  | 75   | ns      | External dead time> 400ns                  |
| $T_{FLT-CLR}$   | Post $I_{TRIP}$ to six switch turn-off clear time (see fig. 2)   | 1.17 | 1.7 | 2.19 | ms      | $T_C = 25^\circ C$                         |
|                 |  | 1    | 1.5 | 1.9  |         | $T_C = 100^\circ C$                        |


## Thermal and Mechanical Characteristics

| Symbol        | Parameter                     | Min | Typ  | Max | Units | Conditions  |
|---------------|-------------------------------|-----|------|-----|-------|---|
| $R_{th(J-C)}$ | Thermal resistance, per IGBT  | --- | 3.8  | 4.6 | °C/W  | Inverter Operating Condition<br>Flat, greased surface. Heatsink<br>compound thermal conductivity<br>1W/mK |
| $R_{th(J-C)}$ | Thermal resistance, per Diode | --- | 5.8  | 6.9 |       |   |
| $R_{th(C-S)}$ | Thermal resistance, C-S       | --- | 0.1  | --- |       |   |
| CTI           | Comparative Tracking Index    | 600 | ---  | --- | V     |   |
| BKCurve       | Curvature of module backside  | 0   | 80   | --- | μm    | Convex only   |
| $L_{CN}$      | Maximum Load Cycle Number     | --- | 1800 | --- | x1000 | $I_{OUT}=5A_{RMS}$ , $T_C=100^{\circ}C$<br>$T_{ON}=2s$ , $T_{OFF}=8s$                                     |

## Internal NTC - Thermistor Characteristics

| Parameter                 | Definition           | Min   | Typ  | Max   | Units | Conditions                         |
|---------------------------|----------------------|-------|------|-------|-------|------------------------------------|
| $R_{25}$                  | Resistance           | 44.65 | 47   | 49.35 | kΩ    | $T_C = 25^{\circ}C$                |
| $R_{125}$                 | Resistance           | 1.27  | 1.41 | 1.56  | kΩ    | $T_C = 125^{\circ}C$               |
| B                         | B-constant (25-50°C) | 3989  | 4050 | 4111  | k     | $R_2 = R_1 e^{[B(1/T^2 - 1/T^1)]}$ |
| Temperature Range         |                      | -40   | ---  | 125   | °C    |                                    |
| Typ. Dissipation constant |                      | ---   | 1    | ---   | mW/°C | $T_C = 25^{\circ}C$                |

## Input-Output Logic Level Table



| $\overline{FLT}/EN$ | $I_{TRIP}$ | HIN1,2,3 | LIN1,2,3 | U,V,W |
|---------------------|------------|----------|----------|-------|
| 1                   | 0          | 1        | 0        | V+    |
| 1                   | 0          | 0        | 1        | 0     |
| 1                   | 0          | 0        | 0        | Off   |
| 1                   | 0          | 1        | 1        | Off   |
| 1                   | 1          | X        | X        | Off   |
| 0                   | X          | X        | X        | Off   |




Figure 1. Input/Output Timing Diagram




Figure 2.  $I_{TRIP}$  Timing Waveform





Figure 3. Output Enable Timing Diagram

Note 5: The shaded area indicates that both high-side and low-side switches are off and therefore the half-bridge output voltage would be determined by the direction of current flow in the load.


# IRAM136-1061A

## Module Pin-Out Description

| Pin | Name              | Description   |
|-----|-------------------|---|
| 1   | VB3               | High Side Floating Supply Voltage 3                 |
| 2   | W,VS3             | Output 3 - High Side Floating Supply Offset Voltage |
| 3   | na                | none  |
| 4   | na                | none  |
| 5   | VB2               | High Side Floating Supply voltage 2                 |
| 6   | V,VS2             | Output 2 - High Side Floating Supply Offset Voltage |
| 7   | na                | none  |
| 8   | na                | none  |
| 9   | VB1               | High Side Floating Supply voltage 1                 |
| 10  | U,VS1             | Output 1 - High Side Floating Supply Offset Voltage |
| 11  | na                | none  |
| 12  | na                | none  |
| 13  | V <sup>+</sup>    | Positive Bus Input Voltage                          |
| 14  | na                | none  |
| 15  | na                | none  |
| 16  | I <sub>TRIP</sub> | Current Protection Pin                              |
| 17  | VRU               | Low Side Emitter Connection - Phase 1               |
| 18  | FLT/EN            | Fault Output and Enable Pin                         |
| 19  | VRV               | Low Side Emitter Connection - Phase 2               |
| 20  | HIN1              | Logic Input High Side Gate Driver - Phase 1         |
| 21  | VRW               | Low Side Emitter Connection - Phase 3               |
| 22  | HIN2              | Logic Input High Side Gate Driver - Phase 2         |
| 23  | HIN3              | Logic Input High Side Gate Driver - Phase 3         |
| 24  | LIN1              | Logic Input Low Side Gate Driver - Phase 1          |
| 25  | LIN2              | Logic Input Low Side Gate Driver - Phase 2          |
| 26  | LIN3              | Logic Input Low Side Gate Driver - Phase 3          |
| 27  | V <sub>TH</sub>   | Temperature Feedback                                |
| 28  | V <sub>CC</sub>   | +15V Main Supply                                    |
| 29  | V <sub>SS</sub>   | Negative Main Supply                                |



## Typical Application Connection IRAM136-1061A



1. Electrolytic bus capacitors should be mounted as close to the module bus terminals as possible to reduce ringing and EMI problems. Additional high frequency ceramic capacitor mounted close to the module pins will further improve performance.
2. In order to provide good decoupling between VCC-VSS and VB1,2,3-VS1,2,3 terminals, the capacitors shown connected between these terminals should be located very close to the module pins. Additional high frequency capacitors, typically 0.1 $\mu$ F, are strongly recommended.
3. Value of the boot-strap capacitors depends upon the switching frequency. Their selection should be made based on IR design tip DT04-4, application note AN-1044 or Figure 11. Bootstrap capacitor value must be selected to limit the power dissipation of the internal resistor in series with the VCC. (see maximum ratings Table on page 3).
4. After approx. 2ms the FAULT is reset. (see Dynamic Characteristics Table on page 5).
5. PWM generator must be disabled within Fault duration to guarantee shutdown of the system, overcurrent condition must be cleared before resuming operation.






Figure 4. Maximum Sinusoidal Phase Current vs. PWM Switching Frequency  
Sinusoidal Modulation,  $V^+ = 400\text{V}$ ,  $T_J = 150^\circ\text{C}$ ,  $MI = 0.8$ ,  $PF = 0.6$ ,  $f_{mod} = 50\text{Hz}$




Figure 5. Maximum Sinusoidal Phase Current vs. Modulation Frequency  
Sinusoidal Modulation,  $V^+ = 400\text{V}$ ,  $T_J = 150^\circ\text{C}$ ,  $T_c = 100^\circ\text{C}$ ,  $MI = 0.8$ ,  $PF = 0.6$




Figure 6. Total Power Losses vs. PWM Switching Frequency  
Sinusoidal Modulation,  $V^+ = 400V$ ,  $T_J = 150^\circ C$ ,  $MI = 0.8$ ,  $PF = 0.6$ ,  $f_{mod} = 50Hz$




Figure 7. Total Power Losses vs. Output Phase Current  
Sinusoidal Modulation,  $V^+ = 400V$ ,  $T_J = 150^\circ C$ ,  $MI = 0.8$ ,  $PF = 0.6$ ,  $f_{mod} = 50Hz$




Figure 8. Maximum Allowable Case Temperature vs. Output RMS Current per Phase  
Sinusoidal Modulation,  $V^+ = 400V$ ,  $T_J = 150^\circ C$ ,  $MI = 0.8$ ,  $PF = 0.6$ ,  $f_{mod} = 50Hz$




Figure 9. Estimated Maximum IGBT Junction Temperature vs. Thermistor Temperature  
Sinusoidal Modulation,  $V^+ = 400V$ ,  $I_{phase} = 5A_{rms}$ ,  $f_{sw} = 16kHz$ ,  $f_{mod} = 50Hz$ ,  $MI = 0.8$ ,  $PF = 0.6$




Figure 10. Thermistor Readout vs. Temperature (4.7kohm pull-up resistor, 5V) and Normal Thermistor Resistance values vs. Temperature Table.




Figure 11. Recommended Bootstrap Capacitor Value vs. Switching Frequency

Figure 12. Switching Parameter Definitions




Figure 12a. Input to Output propagation turn-on delay time.




Figure 12b. Input to Output propagation turn-off delay time.




Figure 12c. Diode Reverse Recovery.




Figure CT1. Switching Loss Circuit





Figure CT2. S.C.SOA Circuit







Figure CT3. R.B.SOA Circuit




# IRAM136-1061A

## Package Outline IRAM136-1061A





missing pin : 3,4,7,8,11,12,14,15




- note1: Unit Tolerance is +0.5mm,  
Unless Otherwise Specified.
- note2: Mirror Surface Mark indicates Pin1 Identification.
- note3: Part Number Marking.  
Characters Font in this drawing differs from  
Font shown on Module.
- note4: Lot Code Marking.  
Characters Font in this drawing differs from  
Font shown on Module.
- note5: "P" Character denotes Lead Free.  
Characters Font in this drawing differs from  
Font shown on Module.

Dimensions in mm  
For mounting instruction see AN-1049

## Package Outline IRAM136-1061A2



missing pin : 3,4,7,8,11,12,14,15



- note1: Unit Tolerance is  $\pm 0.5\text{mm}$ ,  
Unless Otherwise Specified.
- note2: Mirror Surface Mark indicates Pin1 Identification.
- note3: Part Number Marking.  
Characters Font in this drawing differs from  
Font shown on Module.
- note4: Lot Code Marking.  
Characters Font in this drawing differs from  
Font shown on Module.
- note5: "P" Character denotes Lead Free.  
Characters Font in this drawing differs from  
Font shown on Module.

Dimensions in mm  
For mounting instruction see AN-1049