

# ON Semiconductor® FQD5P10


# P-Channel QFET<sup>®</sup> MOSFET -100 V, -3.6 A, 1.05 $\Omega$


#### **Description**

This P-Channel enhancement mode power MOSFET is produced using ON Semiconductor's proprietary planar stripe and DMOS technology. This advanced MOSFET technology has been especially tailored to reduce on-state resistance, and to provide superior switching performance and high avalanche energy strength. These devices are suitable for switched mode power supplies, audio amplifier, DC motor control, and variable switching power applications.

#### **Features**

- -3.6 A, -100 V,  $R_{DS(on)}$  = 1.05  $\Omega$  (Max.) @  $V_{GS}$  = -10 V,  $I_{D}$  = 1.8 A
- · Low Gate Charge (Typ. 6.3 nC)
- Low Crss (Typ. 18 pF)
- · 100% avalanche tested





### Absolute Maximum Ratings T<sub>C</sub> = 25°C unless otherwise noted

Symbol	Parameter			FQD5P10	Unit	
V <sub>DSS</sub>	Drain-Source Voltage			-100	V	
I <sub>D</sub>	Drain Current - Continuous (T <sub>C</sub> = 25°C)		°C)	-3.6	А	
	- Continuous (T <sub>C</sub> = 100°C)		0°C)	-2.28	Α	
I <sub>DM</sub>	Drain Current	- Pulsed	(Note 1)	-14.4	А	
$V_{GSS}$	Gate-Source Voltage		± 30	V		
E <sub>AS</sub>	Single Pulsed Avalanche Energy		(Note 2)	55	mJ	
I <sub>AR</sub>	Avalanche Current		(Note 1)	-3.6	А	
E <sub>AR</sub>	Repetitive Avalanche Energy		(Note 1)	2.5	mJ	
dv/dt	Peak Diode Recovery dv/dt		(Note 3)	-6.0	V/ns	
P <sub>D</sub>	Power Dissipation (T <sub>A</sub> = 25°C) *			2.5	W	
	Power Dissipation (T <sub>C</sub> = 25°C)			25	W	
	- Derate above 25°C			0.2	W/°C	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range			-55 to +150	°C	
T <sub>L</sub>	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds			300	°C	

#### **Thermal Characteristics**

Symbol	Parameter	FQD5P10	Unit	
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case, Max.	5.0	°C/W	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *	50	°C/W	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient, Max.	110	°C/W	

 $^{\star}$  When mounted on the minimum pad size recommended (PCB Mount)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
Off Cha	aracteristics					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	-100			V
ΔBV <sub>DSS</sub> / ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = -250 μA, Referenced to 25°C		-0.1		V/°C
I <sub>DSS</sub>	Zana Oata Valtana Basin Oamant	V <sub>DS</sub> = -100 V, V <sub>GS</sub> = 0 V			-1	μА
	Zero Gate Voltage Drain Current	V <sub>DS</sub> = -80 V, T <sub>C</sub> = 125°C			-10	μА
I <sub>GSSF</sub>	Gate-Body Leakage Current, Forward	V <sub>GS</sub> = -30 V, V <sub>DS</sub> = 0 V			-100	nA
I <sub>GSSR</sub>	Gate-Body Leakage Current, Reverse	V <sub>GS</sub> = 30 V, V <sub>DS</sub> = 0 V		-	100	nA
On Cha	racteristics					
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μA	-2.0		-4.0	V
R <sub>DS(on)</sub>	Static Drain-Source $V_{GS} = -10 \text{ V}, I_D = -1.8 \text{ A}$			0.82	1.05	Ω
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = -40 V, I <sub>D</sub> = -1.8 A		2.3		S
Dynam	ic Characteristics					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = -25 \text{ V}, V_{GS} = 0 \text{ V},$		190	250	pF
C <sub>oss</sub>	Output Capacitance	f = 1.0 MHz		70	90	pF
C <sub>rss</sub>	Reverse Transfer Capacitance			18	25	pF
Switchi	ing Characteristics					
t <sub>d(on)</sub>	Turn On Dolay Timo			9	30	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{DD} = -50 \text{ V}, I_{D} = -4.5 \text{ A},$ $R_{G} = 25 \Omega$		70	150	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	11.6 - 20.32		12	35	ns
t <sub>f</sub>	Turn-Off Fall Time	(Note 4)		30	70	ns
Qg	Total Gate Charge	V <sub>DS</sub> = -80 V, I <sub>D</sub> = -4.5 A,		6.3	8.2	nC
Q <sub>gs</sub>	Gate-Source Charge	V <sub>GS</sub> = -10 V		1.7		nC
Q <sub>gd</sub>	Gate-Drain Charge	(Note 4)		3.0		nC
Drain-S	Source Diode Characteristics a	nd Maximum Ratings				
I <sub>S</sub>	Maximum Continuous Drain-Source Did			-3.6	Α	
$I_{SM}$	Maximum Pulsed Drain-Source Diode F		-	-14.4	Α	
$V_{SD}$	Drain-Source Diode Forward Voltage V <sub>GS</sub> = 0 V, I <sub>S</sub> = -3.6 A				-4.0	V
t <sub>rr</sub>	Reverse Recovery Time $V_{GS} = 0 \text{ V, } I_S = -4.5 \text{ A,}$			85		ns
Q <sub>rr</sub>	Reverse Recovery Charge $dI_F / dt = 100 A/\mu s$			0.27		μС

- **Notes:** 1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 6.4mH, I $_{AS}$  = -3.6A, V $_{DD}$  = -25V, R $_{G}$  = 25  $\Omega$ , Starting T $_{J}$  = 25°C 3.  $_{SD}$   $\leq$  -4.5A, di/dt  $\leq$  300A/ $_{J}$ s, V $_{DD}$   $\leq$  BV $_{DSS}$ , Starting T $_{J}$  = 25°C 4. Essentially independent of operating temperature

## **Typical Characteristics**




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics



Typical Characteristics (Continued)





Figure 8. On-Resistance Variation vs. Temperature






Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve


#### **Gate Charge Test Circuit & Waveform**



#### **Resistive Switching Test Circuit & Waveforms**





#### **Unclamped Inductive Switching Test Circuit & Waveforms**




www.onsemi.com 5

# Peak Diode Recovery dv/dt Test Circuit & Waveforms







Body Diode Recovery dv/dt

# **Package Dimensions D-PAK** 6.73 6.35 6.00 MIN -1.27 0.89 6.50 MIN 6.22 5.97 -1.02 MAX 6.25 1 2 | 2 | Ċ 3.00 MIN (0.59)1.40 MIN 2.30 2.29 ⊕ 0.25 A C 4.60 -4.57 LAND PATTERN RECOMMENDATION SEE NOTE D 4.32 MIN 0.58 5.21 MIN SEE DETAIL A △ 0.10 B NOTES: UNLESS OTHERWISE SPECIFIED A) THIS PACKAGE CONFORMS TO JEDEC, TO-252, ISSUE C, VARIATION AA. B) ALL DIMENSIONS ARE IN MILLIMETERS. C) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994. D) HEAT SINK TOP EDGE COULD BE IN CHAMFERED CORNERS OR EDGE PROTRUSION. E) PRESENCE OF TRIMMED CENTER LEAD IS OPTIONAL. F) DIMENSIONS ARE EXCLUSSIVE OF BURSS, MOLD FLASH AND TIE BAR EXTRUSIONS. G) LAND PATTERN RECOMENDATION IS BASED ON IPC7351A STD TO220P1003X238-3N. H) DRAWING NUMBER AND REVISION: MKT-TO252A03REV8 0.51 GAGE PLANE (1.54)10 1.78 1.40 0.127 MAX SEATING PLANE **- (2.90)** DETAIL A (ROTATED -90°) SCALE: 12X DRAWING NUMBER AND REVISION: MKT-T0252A03REV8 **Dimensions in Millimeters**

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hol

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910

Phone: 421 33 790 2910 **Japan Customer Focus Center**Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative