

Contents


Product Portfolio	3	Ordering Information	12
Pin Configurations	3	Ordering Code Definitions	12
Pin Definitions	3	Package Diagrams	13
Maximum Ratings	4	Acronyms	15
Operating Range	4	Document Conventions	15
Electrical Characteristics	4	Units of Measure	15
Capacitance	5	Document History Page	16
Thermal Resistance	5	Sales, Solutions, and Legal Information	17
AC Test Loads and Waveforms	5	Worldwide Sales and Design Support	17
Data Retention Characteristics	6	Products	17
Data Retention Waveform	6	PSoC® Solutions	17
Switching Characteristics	7	Cypress Developer Community	17
Switching Waveforms	8	Technical Support	17
Typical DC and AC Characteristics	10		
Truth Table	11		

Product Portfolio

Product	Range	V _{CC} Range (V)			Power Dissipation			
					Operating, I _{CC} (mA)		Standby, I _{SB2} (μA)	
		Min	Typ ^[1]	Max	Typ ^[1]	Max	Typ ^[1]	Max
CY62256VNLL	Commercial	2.7	3.0	3.6	11	30	0.1	5
CY62256VNLL	Industrial	2.7	3.0	3.6	11	30	0.1	10
CY62256VNLL	Automotive-A	2.7	3.0	3.6	11	30	0.1	10
CY62256VNLL	Automotive-E	2.7	3.0	3.6	11	30	0.1	130

Pin Configurations

Figure 1. 28-pin SOIC and 28-pin TSOP I pinouts



Pin Definitions

Pin Number	Type	Description
1–10, 21, 23–26	Input	A₀–A₁₄ . Address inputs
11–13, 15–19	Input/Output	I/O₀–I/O₇ . Data lines. Used as input or output lines depending on operation.
27	Input/Control	WE . When selected LOW, a WRITE is conducted. When selected HIGH, a READ is conducted.
20	Input/Control	CE . When LOW, selects the chip. When HIGH, deselects the chip.
22	Input/Control	OE . Output Enable. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins.
14	Ground	GND . Ground for the device
28	Power Supply	V_{CC} . Power supply for the device

Note

1. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC} Typ, T_A = 25 °C, and t_{AA} = 70 ns.

Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature -65 °C to +150 °C

Ambient temperature with power applied -55 °C to +125 °C

Supply voltage to ground potential (pin 28 to pin 14) ^[2] -0.5 V to +4.6 V

DC voltage applied to outputs in high Z State ^[2] -0.5 V to $V_{CC} + 0.5$ V

DC input voltage ^[2] -0.5 V to $V_{CC} + 0.5$ V

Output current into outputs (LOW) 20 mA

Static discharge voltage

(per MIL-STD-883, method 3015) > 2001 V

Latch-up current > 200 mA

Operating Range

Device	Range	Ambient Temperature (T_A) ^[3]	V_{CC}
CY62256VN	Commercial	0 °C to +70 °C	2.7 V to 3.6 V
	Industrial	-40 °C to +85 °C	
	Automotive-A	-40 °C to +85 °C	
	Automotive-E	-40 °C to +125 °C	

Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions		-70			Unit
				Min	Typ ^[4]	Max	
V _{OH}	Output HIGH voltage	I _{OH} = −1.0 mA	V _{CC} = 2.7 V	2.4	–	–	V
V _{OL}	Output LOW voltage	I _{OL} = 2.1 mA	V _{CC} = 2.7 V	–	–	0.4	V
V _{IH}	Input HIGH voltage			2.2	–	V _{CC} + 0.3	V
V _{IL}	Input LOW voltage			−0.5	–	0.8	V
I _{IX}	Input leakage current	GND ≤ V _{IN} ≤ V _{CC}	Commercial/ Industrial/ Automotive-A	−1	–	+1	μA
			Automotive-E	−10	–	+10	μA
I _{OZ}	Output leakage current	GND ≤ V _{IN} ≤ V _{CC} , Output Disabled	Commercial/ Industrial/ Automotive-A	−1	–	+1	μA
			Automotive-E	−10	–	+10	μA
I _{CC}	V _{CC} operating supply current	V _{CC} = 3.6 V, I _{OUT} = 0 mA, f = f _{MAX} = 1/t _{RC}	All ranges	–	11	30	mA
I _{SB1}	Automatic CE power-down current - TTL inputs	V _{CC} = 3.6 V, CE ≥ V _{IH} , V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL} , f = f _{MAX}	All ranges	–	100	300	μA
I _{SB2}	Automatic CE power-down current - CMOS inputs	V _{CC} = 3.6 V, CE ≥ V _{CC} − 0.3 V, V _{IN} ≥ V _{CC} − 0.3 V or V _{IN} ≤ 0.3 V, f = 0	Commercial	–	0.1	5	μA
			Industrial/ Automotive-A	–		10	
			Automotive-E	–		130	

Notes

2. V_{IL} (min) = -2.0 V for pulse durations of less than 20 ns.

3. T_A is the "Instant-On" case temperature.

4. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC}$ Typ, $T_A = 25$ °C, and $t_{AA} = 70$ ns.

Capacitance


Parameter ^[5]	Description	Test Conditions	Max	Unit
C_{IN}	Input capacitance	$T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$, $V_{CC} = 3.0\text{ V}$	6	pF
C_{OUT}	Output capacitance		8	pF

Thermal Resistance

Parameter ^[5]	Description	Test Conditions	SOIC	TSOPI	RTSOPI	Unit
θ_{JA}	Thermal resistance (junction to ambient)	Still air, soldered on a 3×4.5 inch, two-layer printed circuit board	68.45	87.62	87.62	$^\circ\text{C/W}$
θ_{JC}	Thermal resistance (junction to case)		26.94	23.73	23.73	$^\circ\text{C/W}$

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms



Parameter	Value	Units
R1	1100	Ohms
R2	1500	Ohms
RTH	645	Ohms
VTH	1.750	Volts

Note

5. Tested initially and after any design or process changes that may affect these parameters.


Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions ^[6]	Min	Typ ^[7]	Max	Unit
V_{DR}	V_{CC} for data retention		1.4	–	–	V
I_{CCDR}	Data retention current	$V_{CC} = 1.4\text{ V}$, $\overline{CE} \geq V_{CC} - 0.3\text{ V}$, $V_{IN} \geq V_{CC} - 0.3\text{ V}$ or $V_{IN} \leq 0.3\text{ V}$	Commercial – Industrial/ Automotive-A – Automotive-E –	0.1	3 6 50	μA
$t_{CDR}^{[6]}$	Chip deselect to data retention time		0	–	–	ns
$t_R^{[8]}$	Operation recovery time		70	–	–	ns

Data Retention Waveform

Figure 3. Data Retention Waveform



Notes

6. No input may exceed $V_{CC} + 0.3\text{ V}$.
7. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC}\text{ Typ}$, $T_A = 25\text{ }^\circ\text{C}$, and $t_{AA} = 70\text{ ns}$.
8. Tested initially and after any design or process changes that may affect these parameters.

Switching Characteristics

Over the Operating Range

Parameter ^[9]	Description	CY62256VN-70		Unit
		Min	Max	
Read Cycle				
t _{RC}	Read cycle time	70	–	ns
t _{AA}	Address to data valid	–	70	ns
t _{OHA}	Data hold from address change	10	–	ns
t _{ACE}	$\overline{CE}$ LOW to data valid	–	70	ns
t _{DOE}	$\overline{OE}$ LOW to data valid	–	35	ns
t _{LZOE}	$\overline{OE}$ LOW to low Z ^[10]	5	–	ns
t _{HZOE}	$\overline{OE}$ HIGH to high Z ^[10, 11]	–	25	ns
t _{LZCE}	$\overline{CE}$ LOW to low Z ^[10]	10	–	ns
t _{HZCE}	$\overline{CE}$ HIGH to high Z ^[10, 11]	–	25	ns
t _{PU}	$\overline{CE}$ LOW to power-up	0	–	ns
t _{PD}	$\overline{CE}$ HIGH to power-down	–	70	ns
Write Cycle ^[12, 13]				
t _{WC}	Write cycle time	70	–	ns
t _{SCE}	$\overline{CE}$ LOW to write end	60	–	ns
t _{AW}	Address setup to write end	60	–	ns
t _{HA}	Address hold from write end	0	–	ns
t _{SA}	Address setup to write start	0	–	ns
t _{PWE}	$\overline{WE}$ pulse width	50	–	ns
t _{SD}	Data setup to write end	30	–	ns
t _{HD}	Data hold from write end	0	–	ns
t _{HZWE}	$\overline{WE}$ LOW to high Z ^[10, 11]	–	25	ns
t _{LZWE}	$\overline{WE}$ HIGH to low Z ^[10]	10	–	ns

Notes

9. Test conditions assume signal transition time of 5 ns or less timing reference levels of $V_{CC}/2$, input pulse levels of 0 to V_{CC} , and output loading of the specified I_{OL}/I_{OH} and 100-pF load capacitance.
10. At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any device.
11. t_{HZOE} , t_{HZCE} , and t_{HZWE} are specified with $C_L = 5$ pF as in (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
12. The internal write time of the memory is defined by the overlap of $\overline{CE}$ LOW and $\overline{WE}$ LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
13. The minimum write cycle time for Write Cycle No. 3 ($\overline{WE}$ Controlled, $\overline{OE}$ LOW) is the sum of t_{HZWE} and t_{SD} .

Switching Waveforms

Figure 4. Read Cycle No. 1 [14, 15]




Figure 5. Read Cycle No. 2 [15, 16]







Figure 6. Write Cycle No. 1 (WE Controlled) [17, 18, 19]










Notes



14. Device is continuously selected. $\overline{OE}$, $\overline{CE} = V_{IL}$.
15. WE is HIGH for read cycle.
16. Address valid prior to or coincident with $\overline{CE}$ transition LOW.
17. The internal write time of the memory is defined by the overlap of $\overline{CE}$ LOW and $\overline{WE}$ LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
18. Data I/O is high impedance if $OE = V_{IH}$.
19. If $\overline{CE}$ goes HIGH simultaneously with $\overline{WE}$ HIGH, the output remains in a high impedance state.
20. During this period, the I/Os are in output state and input signals should not be applied.

Switching Waveforms (continued)
Figure 7. Write Cycle No. 2 ($\overline{\text{CE}}$ Controlled) [21, 22, 23]

Figure 8. Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) [23, 24]

Notes

21. The internal write time of the memory is defined by the overlap of $\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
22. Data I/O is high impedance if $\text{OE} = V_{\text{IH}}$.
23. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high impedance state.
24. The minimum write cycle time for write cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) is the sum of t_{HZWE} and t_{SD} .
25. During this period, the I/Os are in output state and input signals should not be applied.

Typical DC and AC Characteristics



Typical DC and AC Characteristics *(continued)*

Truth Table


$\overline{\text{CE}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	Inputs/Outputs	Mode	Power
H	X	X	High Z	Deselect/power-down	Standby (I_{SB})
L	H	L	Data out	Read	Active (I_{CC})
L	L	X	Data in	Write	Active (I_{CC})
L	H	H	High Z	Deselect, output disabled	Active (I_{CC})

Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
70	CY62256VNLL-70ZXC	51-85071	28-pin TSOP I (Pb-free)	Commercial
	CY62256VNLL-70SNXI	51-85092	28-pin SNC (300 Mils) Narrow Body (Pb-free)	Industrial
	CY62256VNLL-70ZXI	51-85071	28-pin TSOP I (Pb-free)	
	CY62256VNLL-70ZRXI	51-85074	28-pin Reverse TSOP I (Pb-free)	
	CY62256VNLL-70SNXE	51-85092	28-pin SNC (300 Mils) Narrow Body (Pb-free)	Automotive-E
	CY62256VNLL-70ZXE	51-85071	28-pin TSOP I (Pb-free)	

Ordering Code Definitions

CY 62 256 V N LL - 70 XXX X



Package Diagrams

Figure 9. 28-pin SNC (300 Mils) SN28.3 (Narrow Body) Package Outline, 51-85092





Figure 10. 28-pin TSOP 1 (8 × 13.4 × 1.2 mm) Z28 (Standard) Package Outline, 51-85071


NOTE: ORIENTATION I.D. MAY BE LOCATED EITHER AS SHOWN IN OPTION 1 OR OPTION 2



Package Diagrams

Figure 11. 28-pin TSOP I (8 × 13.4 mm) Package Outline - Reverse, 51-85074

NOTE: ORIENTATION I.D. MAY BE LOCATED EITHER AS SHOWN IN OPTION 1 OR OPTION 2



Acronyms

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package
VFBGA	Very Fine-Pitch Ball Grid Array

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
μA	microampere
mA	milliampere
MHz	megahertz
ns	nanosecond
Ω	ohm
pF	picofarad
V	volt
W	watt

Document History Page

Document Title: CY62256VN, 256-Kbit (32 K × 8) Static RAM Document Number: 001-06512				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	426504	NXR	See ECN	New data sheet
*A	488954	NXR	See ECN	Added Automotive product Updated ordering Information table
*B	2769239	VKN / AESA	09/25/09	Corrected V _{IL} description in the Electrical Characteristics table
*C	2901521	AJU	03/30/2010	Removed inactive parts from Ordering Information. Updated Package Diagram.
*D	3119519	AJU	01/04/2011	Updated Ordering Information . Added Ordering Code Definitions .
*E	3329873	RAME	07/27/11	Updated template and styles according to current Cypress standards. Added acronyms and units. Removed reference to AN1064 SRAM system guidelines. Updated operation recovery time parameter under Data Retention Characteristics on page 6 .
*F	4122787	VINI	09/13/2013	Updated Package Diagrams : spec 51-85092 – Changed revision from *C to *E. Updated in new template. Completing Sunset Review.
*G	4525875	VINI	10/06/2014	Updated Maximum Ratings : Referred Note 2 in “Supply voltage to ground potential (pin 28 to pin 14)”. Updated Package Diagrams : spec 51-85071 – Changed revision from *I to *J. spec 51-85074 – Changed revision from *G to *H. Completing Sunset Review.
*H	4576406	VINI	01/16/2015	Added related documentation hyperlink in page 1. Added Note 13 in Switching Characteristics . Added note reference 13 in the Switching Characteristics table.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC[®] Solutions

[psoc.cypress.com/solutions](#)
[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

Technical Support

[cypress.com/go/support](#)

© Cypress Semiconductor Corporation, 2006-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.