


## Pin Configuration<sup>[2, 3]</sup>



32-pin SOIC / TSOP II Pinout
Top View

## **Product Portfolio**

						Power Dissipat				tion	
						Operating I <sub>CC</sub> (mA)					
		Vc	<sub>C</sub> Range	(V)	Speed	f = 1 MHz		MHz f = f <sub>max</sub>		Standby I <sub>SB2</sub> (μA)	
Product	Range	Min	<b>Typ</b> <sup>[4]</sup>	Max	(ns)	<b>Typ</b> <sup>[4]</sup>	Max	<b>Typ</b> <sup>[4]</sup>	Max	<b>Typ</b> <sup>[4]</sup>	Max
CY62148DV30L	Industrial	2.2	3.0	3.6	55	1.5	3	8	15	2	12
CY62148DV30LL	Industrial				55	1.5	3	8	10	2	8
CY62148DV30LL	Industrial				70	1.5	3	8	10	2	8
CY62148DV30LL	Automotive-A				70	1.5	3	8	10	2	8

#### Notes:

2. NC pins are not connected on the die.

3. DNU pins have to be left floating or tied to Vss to ensure proper application.

4. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ)}$ ,  $T_A = 25^{\circ}C$ .



## **Maximum Ratings**

(Exceeding maximum ratings may impair the useful life of the device. For user guidelines, not tested.)

Storage Temperature	–65°C to +150°C
Ambient Temperature with Power Applied	55°C to +125°C
Supply Voltage to Ground Potential	–0.3V to V <sub>CC(max)</sub> + 0.3V
DC Voltage Applied to Outputs in High-Z State <sup>[5, 6]</sup>	–0.3V to V <sub>CC(max)</sub> + 0.3V
DC Input Voltage <sup>[5, 6]</sup>	

# Static Discharge Voltage..... > 2001V (per MIL-STD-883, Method 3015) Latch-up Current.....> 200 mA

### **Operating Range**

Product	Range	Ambient Temperature	<b>V</b> cc <sup>[7]</sup>
CY62148DV30L	Industrial	–40°C to +85°C	2.2V to
CY62148DV30LL			3.6V
CY62148DV30LL	Automotive-A	–40°C to +85°C	

### Electrical Characteristics Over the Operating Range

						55 ns		70 ns				
Parameter	er Description Test Conditions				Min	<b>Typ</b> <sup>[4]</sup>	Max	Min	<b>Typ</b> <sup>[4]</sup>	Max	Unit	
V <sub>OH</sub> Output HIGH		I <sub>OH</sub> = -0.1 mA	V <sub>CC</sub> = 2.20V			2.0			2.0			V
	Voltage	I <sub>OH</sub> = –1.0 mA	V <sub>CC</sub> = 2.70V			2.4			2.4			V
V <sub>OL</sub>	Output LOW	I <sub>OL</sub> = 0.1 mA	V <sub>CC</sub> = 2.20V					0.4			0.4	V
	Voltage	I <sub>OL</sub> = 2.1 mA	V <sub>CC</sub> = 2.70V					0.4			0.4	V
V <sub>IH</sub>	Input HIGH Voltage	V <sub>CC</sub> = 2.2V to 2	.7V			1.8		V <sub>CC</sub> + 0.3V	1.8		V <sub>CC</sub> + 0.3V	V
		V <sub>CC</sub> = 2.7V to 3.	6V			2.2		V <sub>CC</sub> + 0.3V	2.2		V <sub>CC</sub> + 0.3V	V
V <sub>IL</sub>	Input LOW	V <sub>CC</sub> = 2.2V to 2	.7V			-0.3		0.6	-0.3		0.6	V
	Voltage	V <sub>CC</sub> = 2.7V to 3.	6V			-0.3		0.8	-0.3		0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \leq V_I \leq V_{CC}$			-1		+1	-1		+1	μA	
I <sub>OZ</sub>	Output Leakage Current	$GND \leq V_O \leq V_{CC}$	$GND \leq V_O \leq V_{CC}$ , Output Disabled			-1		+1	-1		+1	μA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CC(max)}$	Ind'l	L		8	15				mA
		upply Current	I <sub>OUT</sub> = 0 mA CMOS levels	Ind'l	LL		8	10		8	10	mA
				Auto-A	LL					8	10	mA
		f = 1 MHz		Ind'l	L		1.5	3				mA
				Ind'l	LL		1.5	3		1.5	3	mA
				Auto-A	LL					1.5	3	mA
I <sub>SB1</sub>	Automatic CE	CE <u>&gt;</u> V <sub>CC</sub> -0.2V	,	Ind'l	L		2	12				μA
	Power-down Current —	V <sub>IN</sub> ≥V <sub>CC</sub> –0.2V,		Ind'l	LL		2	8		2	8	
	CMOS Inputs	$f = f_{max}$ (Address and Data Only), $f = 0$ ( $\overline{OE}$ , and $\overline{WE}$ ), $V_{CC}$ =3.60V		Auto-A	LL					2	8	
I <sub>SB2</sub>	Automatic CE	$\overline{\text{CE}} \ge V_{\text{CC}} - 0.2$	V,	Ind'l	L		2	12				μA
	Power-down Current —	$V_{IN} \ge V_{CC} - 0.2$		Ind'l	LL		2	8		2	8	
	CMOS Inputs	$f = 0, V_{CC} = 3.6$	0V	Auto-A	LL					2	8	

#### Notes:

V<sub>IL(min)</sub> = -2.0V for pulse durations less than 20 ns.
V<sub>IL(max)</sub> = V<sub>CC</sub>+0.75V for pulse durations less than 20 ns.
Full device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC(min)</sub> and 200 μs wait time after V<sub>CC</sub> stabilization.




#### **Capacitance** (for all packages)<sup>[8]</sup>

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output Capacitance		10	pF

### **Thermal Resistance**

Parameter	Description	Test Conditions	VFBGA	TSOP II	SOIC	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 3 x 4.5 inch, four-layer printed circuit	72	75.13	55	°C/W
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case)	board	8.86	8.95	22	°C/W

### AC Test Loads and Waveforms




Parameters	2.5V (2.2V – 2.7V)	3.0V (2.7V – 3.6V)	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V

**Data Retention Characteristics** (Over the Operating Range)

Parameter	Description	Conditions				<b>Typ</b> <sup>[4]</sup>	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention				1.5			V
I <sub>CCDR</sub>	Data Retention Current	$V_{CC} = 1.5V, \overline{CE} \ge V_{CC} - 0.2V,$ $V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$	Ind'l	L			9	μA
		$V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$	Ind'l/Auto-A	LL			6	μA
t <sub>CDR</sub> <sup>[8]</sup>	Chip Deselect to Data Retention Time				0			ns
t <sub>R</sub> <sup>[9]</sup>	Operation Recovery Time				t <sub>RC</sub>			ns

### **Data Retention Waveform**



#### Notes:

8. Tested initially and after any design or process changes that may affect these parameters.

9. Full Device AC operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub>  $\geq$  100 µs or stable at V<sub>CC(min)</sub>  $\geq$  100 µs.




### Switching Characteristics (Over the Operating Range)<sup>[10]</sup>

		55	ns	70		
Parameter	Description	Min	Мах	Min	Max	Unit
Read Cycle		1		1		
t <sub>RC</sub>	Read Cycle Time	55		70		ns
t <sub>AA</sub>	Address to Data Valid		55		70	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		10		ns
t <sub>ACE</sub>	CE LOW to Data Valid		55		70	ns
t <sub>DOE</sub>	OE LOW to Data Valid		25		35	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[11]</sup>	5		5		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[11,12]</sup>		20		25	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[11]</sup>	10		10		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[11, 12]</sup>		20		25	ns
t <sub>PU</sub>	CE LOW to Power-up	0		0		ns
t <sub>PD</sub>	CE HIGH to Power-up		55		70	ns
Write Cycle <sup>[13]</sup>		•		•		•
t <sub>WC</sub>	Write Cycle Time	55		70		ns
t <sub>SCE</sub>	CE LOW to Write End	40		45		ns
t <sub>AW</sub>	Address Set-up to Write End	40		45		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set-up to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	40		45		ns
t <sub>SD</sub>	Data Set-up to Write End	25		30		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[11, 12]</sup>	1	20		25	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[11]</sup>	10		10		ns

#### **Switching Waveforms**

Read Cycle No. 1 (Address Transition Controlled)<sup>[14, 15]</sup>



#### Notes:

10. Test Conditions for all parameters other than three-state parameters assume signal transition time of 3 ns or less (1 V/ns), timing reference levels of V<sub>CC(typ</sub>/2,

input pulse levels of 0 to  $V_{CC(typ)}$ , and output loading of the specified  $I_{OL}/I_{OH}$  as shown in the "AC Test Loads and Waveforms" on page 4. 11. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.

12. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> transitions are measured when the output enter a high impedance state.


13. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE} = V_{IL}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write. 14. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .

15. WE is HIGH for read cycle.




## Switching Waveforms (continued)

Read Cycle No. 2 (OE Controlled)<sup>[15, 16]</sup>



## Write Cycle No. 1 (WE Controlled)<sup>[17, 18]</sup>



#### Notes:

16. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.


17. Data IO is high impedance if  $\overline{OE} = V_{IH}$ . 18. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  HIGH, the output remains in high-impedance state.

19. During this period, the IOs are in output state and input signals should not be applied.




## Switching Waveforms (continued)

Write Cycle No. 2 (CE Controlled)<sup>[17, 18]</sup>



Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW)<sup>[18]</sup>



### **Truth Table**

CE	WE	OE	Inputs/Outputs	Mode	Power
Н	Х	Х	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Н	L	Data Out (IO <sub>0</sub> -IO <sub>7</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Output Disabled	Active (Icc)
L	L	Х	Data in (IO <sub>0</sub> -IO <sub>7</sub> )	Write	Active (Icc)




## **Ordering Information**


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY62148DV30LL-55BVI	51-85149	36-ball VFBGA (6 × 8 × 1 mm)	Industrial
	CY62148DV30LL-55BVXI		36-ball VFBGA (6 × 8 × 1 mm) (Pb-free)	
	CY62148DV30L-55ZSXI	51-85095	32-pin TSOP II (Pb-free)	
	CY62148DV30LL-55ZSXI			
	CY62148DV30LL-55SXI	51-85081	32-pin SOIC (Pb-free)	
70	CY62148DV30LL-70ZSXI	51-85095	32-pin TSOP II (Pb-free)	Industrial
	CY62148DV30LL-70ZSXA	51-85095	32-pin TSOP II (Pb-free)	Automotive-A


Contact your local Cypress sales representative for availability of these parts

### Package Diagrams

#### Figure 1. 36-ball VFBGA (6 x 8 x 1 mm), 51-85149







51-85149-\*C



#### Package Diagrams (continued)




Figure 2. 32-pin TSOP II, 51-85095

MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All product and company names mentioned in this document may be the trademarks of their respective holders.

#### Document #: 38-05341 Rev. \*D

© Cypress Semiconductor Corporation, 2006-2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Downloaded from Arrow.com.



## **Document History Page**

REV.	ECN NO.	lssue Date	Orig. of Change	Description of Change
**	127480	06/17/03	HRT	Created new data sheet
*A	131041	01/23/04	CBD	Changed from Advance to Preliminary
*B	222180	See ECN	AJU	Changed from Preliminary to Final Added 70 ns speed bin Modified footnote #6 and #12 Removed MAX value for V <sub>DR</sub> on "Data Retention Characteristics" table Modified input and output capacitance values Added Pb-free ordering information Removed 32-pin STSOP package
*C	498575	See ECN	NXR	Added Automotive-A Operating Range Removed SOIC package from Product Offering Updated Ordering Information Table
*D	729917	See ECN	VKN	Added SOIC package and its related information Updated Ordering Information Table