


Logic Block Diagram^[1, 2, 3]



Note

- 1. Address $A_0\text{--}A_{20}$ for ×8 configuration and address $A_0\text{--}A_{19}$ for ×16 configuration.
- 2. Data $\rm DQ_0$ – $\rm DQ_7$ for ×8 configuration and data $\rm DQ_0$ – $\rm DQ_{15}$ for ×16 configuration.
- 3. $\overline{\text{BLE}}$, $\overline{\text{BHE}}$ are applicable for x16 configuration.
- TSOP II package is offered in single CE and BGA package is offered in dual CE options. In this datasheet, for a dual CE device, CE refers to the internal logical combination of CE₁ and CE₂ such that when CE₁ is LOW and CE₂ is HIGH, CE is LOW. For all other cases CE is HIGH.





Contents

Pinouts	4
Device Operation	6
SRAM Read	6
SRAM Write	6
AutoStore Operation (Power-Down)	6
Hardware STORE (HSB) Operation	
Hardware RECALL (Power-Up)	
Software STORE	
Software RECALL	
Sleep Mode	
Preventing AutoStore	
Data Protection	
Real Time Clock Operation	
nvTime Operation	
Clock Operations	
Reading the Clock	
Setting the Clock	
Backup Power	
Stopping and Starting the Oscillator	
Calibrating the Clock	
Alarm	
Watchdog Timer	
Programmable Square Wave Generator	
Power Monitor	
Backup Power Monitor	
Interrupts	13
Flags Register	14
RTC External Components	15
PCB Design Considerations for RTC	15
Layout Requirements	
Maximum Ratings	22
Operating Range	22
DC Electrical Characteristics	22
Data Retention and Endurance	23

Capacitance	23
Thermal Resistance	23
AC Test Conditions	24
RTC Characteristics	24
AC Switching Characteristics	25
AutoStore/Power-Up RECALL Characteristics	29
Sleep Mode Characteristics	30
Software Controlled STORE and RECALL	
Characteristics	31
Hardware STORE Characteristics	32
For ×16 Configuration	33
Truth Table For SRAM Operations	33
For ×8 Configuration	33
For ×16 Configuration	
Ordering Information	35
Package Diagrams	36
Acronyms	
Document Conventions	39
Units of Measure	
Errata	
Part Numbers Affected	40
16-Mbit (2048 K × 8, 1024 K × 16) nvSRAM	
Qualification Status	40
16-Mbit (2048 K × 8, 1024 K × 16) nvSRAM	
Errata Summary	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	
Cypress Developer Community	
Technical Support	1/



Pinouts

Figure 1. Pin Diagram: 44-Pin TSOP II (×8)




Figure 2. Pin Diagram: 54-Pin TSOP II (×16)




Figure 3. Pin Diagram: 165-Ball FBGA (×16)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC	A ₆	A ₈	WE	BLE	CE ₁	NC	OE	A ₅	A_3	NC
В	NC	DQ_0	DQ ₁	A ₄	BHE	CE ₂	NC	A ₂	NC	NC	NC
С	ZZ	NC	NC	V_{SS}	A ₀	A ₇	A ₁	V_{SS}	NC	DQ ₁₅	DQ ₁₄
D	NC	DQ_2	NC	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	X _{in}	NC	NC
E	NC	V_{CAP}	NC	V _{CC}	V_{SS}	V_{SS}	V_{SS}	V _{CC}	X _{out}	DQ ₁₃	NC
F	NC	DQ_3	NC	V_{CC}	V_{CC}	V_{SS}	V_{CC}	V_{CC}	NC	NC	DQ ₁₂
G	HSB	NC	NC	V_{CC}	V_{CC}	V_{SS}	V_{CC}	V_{CC}	NC	NC	NC
Н	NC	NC	V_{CC}	V_{CC}	V_{CC}	V_{SS}	V_{CC}	V_{CC}	V_{CC}	NC	NC
J	NC	NC	NC	V_{CC}	V_{CC}	V_{SS}	V_{CC}	V_{CC}	NC	DQ ₈	NC
K	NC	NC	DQ_4	V_{CC}	V_{CC}	V_{SS}	V_{CC}	V_{CC}	NC	NC	NC
L	NC	DQ_5	NC	V_{CC}	V_{SS}	V_{SS}	V_{SS}	V_{CC}	NC	NC	DQ_9
M	NC	NC	NC	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	NC	DQ ₁₀	NC
N	INT	DQ_6	DQ ₇	V_{SS}	A ₁₁	A ₁₀	A ₉	V_{SS}	NC	NC	NC
Р	NC	NC	NC	A ₁₃	A ₁₉	V _{RTCbat}	A ₁₈	A ₁₂	NC	DQ ₁₁	NC
R	NC	NC	A ₁₅	NC	A ₁₇	V _{RTCcap}	A ₁₆	NC ^[5]	A ₁₄	NC	NC

Note

^{5.} Address expansion for the 32-Mbit. NC pin not connected to die.



Table 1. Pin Definitions

Pin Name	I/O Type	Description
A ₀ -A ₂₀	Input	Address inputs. Used to select one of the 2,097,152 bytes of the nvSRAM for the ×8 configuration.
A ₀ -A ₁₉	input	Address inputs. Used to select one of the 1,048,576 words of the nvSRAM for the ×16 configuration.
DQ ₀ -DQ ₇	Input/Output	Bidirectional data I/O lines for the ×8 configuration . Used as input or output lines depending on operation.
DQ ₀ -DQ ₁₅	mpai/Output	Bidirectional data I/O lines for the ×16 configuration . Used as input or output lines depending on operation.
WE	Input	Write Enable input, Active LOW . When selected LOW, data on the I/O pins is written to the specific address location.
CE	lanut	Chip Enable input in TSOP II package, Active LOW. When LOW, selects the chip. When HIGH, deselects the chip.
Œ _{1,} CE ₂	Input	Chip Enable input in FBGA package. The device is selected and a memory access begins on the falling edge of CE_1 (while CE_2 is HIGH) or the rising edge of CE_2 (while CE_1 is LOW).
ŌĒ	Input	Output Enable, Active LOW. The Active LOW OE input enables the data output buffers during read cycles. Deasserting OE HIGH causes the I/O pins to tristate.
BLE	Input	Byte Enable, Active LOW. When selected LOW, enables DQ ₇ –DQ ₀ .
BHE	Input	Byte Enable, Active LOW. When selected LOW, enables DQ ₁₅ -DQ ₈ .
ZZ ^[6]	Input	Sleep Mode Enable. When the \overline{ZZ} pin is pulled LOW, the device enters a low-power Sleep mode and consumes the lowest power. Since this input is logically AND'ed with \overline{CE} , \overline{ZZ} must be HIGH for normal operation.
X _{out} [7]	Output	Crystal connection. Drives crystal on start-up.
χ _{in} [7]	Input	Crystal connection. For 32.768-KHz crystal.
V _{RTCcap} [7]	Power Supply	Capacitor supplied backup RTC supply voltage. Left unconnected if V _{RTCbat} is used.
V _{RTCbat} [7]	Power Supply	Battery supplied backup RTC supply voltage. Left unconnected if V _{RTCcap} is used.
INT ^[7]	Output	Interrupt output/calibration/square wave. Programmable to respond to the clock alarm, the watchdog timer, and the power monitor. In addition, programmable to be either Active HIGH (push or pull) or LOW (open drain). In the Calibration mode, a 512-Hz square wave is driven out. In the Square Wave mode, you can select a frequency of 1 Hz, 512 Hz, 4,096 Hz, or 32,768 Hz to be used as a continuous output.
V _{CC}	Power Supply	Power supply inputs to the device.
V _{SS}	Power Supply	Ground for the device. Must be connected to ground of the system.
HSB	Input/Output	Hardware STORE Busy (HSB). When LOW, this output indicates that a Hardware STORE is in progress. When pulled LOW external to the chip , it initiates a nonvolatile STORE operation. After each Hardware and Software STORE operation, HSB is driven HIGH for a short time (t _{HHHD}) with standard output high current and then a weak internal pull-up resistor keeps this pin HIGH (external pull-up resistor connection optional).
V _{CAP}	Power Supply	AutoStore capacitor . Supplies power to the nvSRAM during power loss to store data from SRAM to nonvolatile elements.
NC	NC	No Connect. Die pads are not connected to the package pin.

- Notes6. Sleep mode feature is offered only in the 165-ball FBGA package.7. Left unconnected if RTC feature is not used.



Device Operation

The CY14B116K/CY14B116M nvSRAM is made up of two functional components paired in the same physical cell. These are an SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates as a standard fast static RAM. Data in the SRAM is transferred to the nonvolatile cell (the STORE operation) automatically at power-down, or from the nonvolatile cell to the SRAM (the RECALL operation) on power-up. Both the STORE and RECALL operations are also available under software control. Using this unique architecture. all cells are stored and recalled in parallel. During the STORE and RECALL operations, SRAM read and write operations are inhibited. The CY14B116K/CY14B116M supports infinite reads and writes to the SRAM. In addition, it provides infinite RECALL operations from the nonvolatile cells and up to 1 million STORE operations. See the Truth Table For SRAM Operations on page 33 for a complete description of read and write modes.

SRAM Read

The CY14B116K/CY14B116M performs a read cycle whenever $\overline{\text{CE}}$ and $\overline{\text{OE}}$ are LOW, and $\overline{\text{WE}}$, $\overline{\text{ZZ}}$, and $\overline{\text{HSB}}$ are HIGH. The address specified on pins A_0 – A_{20} or A_0 – A_{19} determines which of the 2,097,152 data bytes or 1,048,576 words of 16 bits each are accessed. Byte enables ($\overline{\text{BHE}}$, $\overline{\text{BLE}}$) determine which bytes are enabled to the output, in the case of 16-bit words. When the read is initiated by an address transition, the outputs are valid after a delay of t_{AA} (read cycle 1). If the read is initiated by $\overline{\text{CE}}$ or $\overline{\text{OE}}$, the outputs are valid at t_{ACE} or at t_{DOE} , whichever is later (read cycle 2). The data output repeatedly responds to address changes within the t_{AA} access time without the need for transitions on any control input pins. This remains valid until another address change or until $\overline{\text{CE}}$ or $\overline{\text{OE}}$ is brought HIGH, or $\overline{\text{WE}}$ or $\overline{\text{HSB}}$ is brought LOW.

SRAM Write

A write cycle is performed when $\overline{\text{CE}}$ and $\overline{\text{WE}}$ are LOW and $\overline{\text{HSB}}$ is HIGH. The address inputs must be stable before entering the write cycle and must remain stable until $\overline{\text{CE}}$ or $\overline{\text{WE}}$ goes HIGH at the end of the cycle. The data on the common I/O pins DQ_0-DQ_{15} is written into the memory if it is valid $t_{\underline{SD}}$ before the end of a $\overline{\text{WE}}$ -controlled write or before the end of a $\overline{\text{CE}}$ -controlled write. The Byte Enable inputs ($\overline{\text{BHE}}$, $\overline{\text{BLE}}$) determine which bytes are written, in the case of 16-bit words. Keep $\overline{\text{OE}}$ HIGH during the entire write cycle to avoid data bus contention on the common I/O lines. If $\overline{\text{OE}}$ is left LOW, the internal circuitry turns off the output buffers t_{HZWE} after $\overline{\text{WE}}$ goes LOW.

AutoStore Operation (Power-Down)

The CY14B116K/CY14B116M stores data to the nonvolatile QuantumTrap cells using one of the three storage operations. These three operations are: Hardware STORE, activated by the HSB; Software STORE, activated by an address sequence; AutoStore, on device power-down. The AutoStore operation is a unique feature of nvSRAM and is enabled by default on the CY14B116K/CY14B116M.

During normal operation, the device draws current from V_{CC} to charge a capacitor connected to the V_{CAP} pin. This stored charge is used by the chip to perform a STORE operation during power-down. If the voltage on the V_{CC} pin drops below V_{SWITCH} , the part automatically disconnects the V_{CAP} pin from V_{CC} and a STORE operation is initiated with power provided by the V_{CAP} capacitor.

Note If the capacitor is not connected to the V_{CAP} pin, AutoStore must be disabled using the soft sequence specified in the section Preventing AutoStore on page 9. If AutoStore is enabled without a capacitor on the V_{CAP} pin, the device attempts an AutoStore operation without sufficient charge to complete the STORE. This corrupts the data stored in the nvSRAM.

Figure 4. AutoStore Mode




Figure 4 shows the proper connection of the storage capacitor (V_{CAP}) for the automatic STORE operation. Refer to DC Electrical Characteristics on page 22 for the size of the V_{CAP} . The voltage on the V_{CAP} pin is driven to V_{VCAP} by a regulator on the chip. A pull-up resistor should be placed on \overline{WE} to hold it inactive during power-up. This pull-up resistor is only effective if the \overline{WE} signal is in tristate during power-up. When the nvSRAM comes out of power-up-RECALL, the host microcontroller must be active or the \overline{WE} held inactive until the host microcontroller comes out of reset.

To reduce unnecessary nonvolatile STOREs, AutoStore and Hardware STORE operations are ignored unless at least one write operation has taken place (which sets a write latch) since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a write operation has taken place.



Hardware STORE (HSB) Operation

The CY14B116K/CY14B116M provides the \overline{HSB} pin to control and acknowledge the STORE operations. The \overline{HSB} pin is used to request a Hardware STORE cycle. When the \overline{HSB} pin is driven LOW, the device conditionally initiates a STORE operation after t_{DELAY}. A STORE cycle begins only if a write to the SRAM has taken place since the last STORE or RECALL cycle. The \overline{HSB} pin also acts as an open drain driver (an internal 100-k Ω weak pull-up resistor) that is internally driven LOW to indicate a busy condition when the STORE (initiated by any means) is in progress.

Note After each Hardware and Software STORE operation, $\overline{\text{HSB}}$ is driven HIGH for a short time (t_{HHHD}) with standard output high current and then remains HIGH by an internal 100-k Ω pull-up resistor.

SRAM write operations that are in progress when $\overline{\text{HSB}}$ is driven LOW by any means are given time (t_{DELAY}) to complete before the STORE operation is initiated. However, any SRAM write cycles requested after $\overline{\text{HSB}}$ goes LOW are inhibited until $\overline{\text{HSB}}$ returns HIGH. If the write latch is not set, $\overline{\text{HSB}}$ is not driven LOW by the device. However, any of the SRAM read and write cycles are inhibited until $\overline{\text{HSB}}$ is returned HIGH by the host microcontroller or another external source.

During any STORE operation, regardless of how it is initiated, the device continues to drive the $\overline{\text{HSB}}$ pin LOW, releasing it only when the STORE is complete. Upon completion of the STORE operation, the nvSRAM memory access is inhibited for t_{LZHSB} time after the $\overline{\text{HSB}}$ pin returns HIGH. Leave the $\overline{\text{HSB}}$ unconnected if it is not used.

Hardware RECALL (Power-Up)

During power-up, or after any low-power condition ($V_{CC} < V_{SWITCH}$), an internal RECALL request is latched. When V_{CC} again exceeds the V_{SWITCH} on power-up, a RECALL cycle is automatically initiated and takes $t_{HRECALL}$ to complete. During this time, the \overline{HSB} pin is driven LOW by the \overline{HSB} driver and all reads and writes to nvSRAM are inhibited.

Software STORE

Data is transferred from the SRAM to the nonvolatile memory by a software address sequence. A Software STORE cycle is initiated by executing sequential CE or OE controlled read cycles from six specific address locations in exact order. During the

STORE cycle, the previous nonvolatile data is first erased, followed by a store into the nonvolatile elements. After a STORE cycle is initiated, further reads and writes are disabled until the cycle is completed.

Because a sequence of reads from specific addresses is used for STORE initiation, it is important that no other read or write accesses intervene in the sequence. Otherwise, the sequence is aborted and no STORE or RECALL takes place.

To initiate the Software STORE cycle, the following read sequence must be performed:

- 1. Read address 0x4E38 Valid Read
- 2. Read address 0xB1C7 Valid Read
- 3. Read address 0x83E0 Valid Read
- 4. Read address 0x7C1F Valid Read
- 5. Read address 0x703F Valid Read
- 6. Read address 0x8FC0 Initiate STORE cycle

The software sequence may be clocked with CE-controlled reads or OE-controlled reads, with WE kept HIGH for all the six read sequences. After the sixth address in the sequence is entered, the STORE cycle commences and the chip is disabled. HSB is driven LOW. After the t_{STORE} cycle time is fulfilled, the SRAM is activated again for the read and write operations.

Software RECALL

Data is transferred from the nonvolatile memory to the SRAM by a software address sequence. A software RECALL cycle is initiated with a sequence of read operations in a manner similar to the Software STORE initiation. To initiate the RECALL cycle, perform the following sequence of $\overline{\text{CE}}$ or $\overline{\text{OE}}$ controlled read operations:

- 1. Read address 0x4E38 Valid Read
- 2. Read address 0xB1C7 Valid Read
- 3. Read address 0x83E0 Valid Read
- 4. Read address 0x7C1F Valid Read
- 5. Read address 0x703F Valid Read
- 6. Read address 0x4C63 Initiate RECALL cycle

Internally, RECALL is a two-step procedure. First, the SRAM data is cleared; then, the nonvolatile information is transferred into the SRAM cells. After the t_{RECALL} cycle time, the SRAM is again ready for read and write operations. The RECALL operation does not alter the data in the nonvolatile elements.

Document #: 001-67786 Rev. *J



Sleep Mode

In Sleep mode, the device consumes the lowest power supply current (I_{ZZ}). The device enters a low-power sleep mode after asserting the \overline{ZZ} pin LOW. After the Sleep mode is registered, the nvSRAM does a STORE operation to secure the data to the nonvolatile memory and then enters the low-power mode. The device starts consuming I_{ZZ} current after t_{SLEEP} time from the instance when the Sleep mode is initiated. When the \overline{ZZ} pin is LOW, all input pins are ignored except the \overline{ZZ} pin. The nvSRAM is not accessible for normal operations while it is in Sleep mode.

When the device enters Sleep mode, the RTC circuit power supply switches to backup power (V_{RTCcap} or V_{RTCbat}) and the crystal oscillator circuit runs into the low-power mode, which is

similar to the power-off condition. Whenever the device comes out of Sleep mode, the RTC circuit power switches back to V_{CC} power and will be driven by the main supply (V_{CC}) source.

When the \overline{ZZ} pin is de-asserted (HIGH), there is a delay t_{WAKE} before the user can access the device. If Sleep mode is not used, the \overline{ZZ} pin should be tied to V_{CC} .

Note When nvSRAM enters Sleep mode, it initiates a nonvolatile STORE cycle, which results in losing one endurance cycle for every Sleep mode entry unless data was not written to the nvSRAM since the last nonvolatile STORE/RECALL operation.

Note If the \overline{ZZ} pin is LOW during power-up, the device will not be in Sleep mode. However, the I/Os are in tristate until the \overline{ZZ} pin is de-asserted (HIGH).

Figure 5. Sleep Mode (ZZ) Flow Diagram






Table 2. Mode Selection

CE [8]	WE	ŌĒ	BHE, BLE ^[9]	A ₁₅ - A ₀ ^[10]	Mode	I/O	Power
Н	Х	Х	X	Х	Not selected	Output High Z	Standby
L	Н	L	L	Х	Read SRAM	Output Data	Active
L	L	Х	L	Х	Write SRAM	Input Data	Active
L	Н	L	X	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8B45	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Disable	Output Data	Active ^[11]
L	Н	L	X	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4B46	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Enable	Output Data Output Data Output Data Output Data Output Data Output Data	Active ^[11]
L	Н	L	X	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile STORE	Output Data Output Data Output Data Output Data Output Data Output High Z	Active I _{CC2} ^[11]
L	Н	L	X	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile RECALL	Output Data Output Data Output Data Output Data Output Data Output High Z	Active ^[11]

Preventing AutoStore

The AutoStore function is disabled by initiating an AutoStore disable sequence. A sequence of read operations is performed in a manner similar to the Software STORE initiation. To initiate the AutoStore disable sequence, the following sequence of $\overline{\text{CE}}$ or $\overline{\text{OE}}$ controlled read operations must be performed:

- 1. Read address 0x4E38 Valid Read
- 2. Read address 0xB1C7 Valid Read
- 3. Read address 0x83E0 Valid Read
- 4. Read address 0x7C1F Valid Read
- 5. Read address 0x703F Valid Read
- 6. Read address 0x8B45 AutoStore Disable

AutoStore is re-enabled by initiating an AutoStore enable sequence. A sequence of read operations is performed in a

manner similar to the software RECALL initiation. To initiate the AutoStore enable sequence, the following sequence of \overline{CE} or \overline{OE} controlled read operations must be performed:

- 1. Read address 0x4E38 Valid Read
- 2. Read address 0xB1C7 Valid Read
- 3. Read address 0x83E0 Valid Read
- 4. Read address 0x7C1F Valid Read
- 5. Read address 0x703F Valid Read
- 6. Read address 0x4B46 AutoStore Enable

If the AutoStore function is disabled or re-enabled, a manual software STORE operation must be performed to save the AutoStore state through subsequent power-down cycles. The part comes from the factory with AutoStore enabled and 0x00 written in all cells.

- 8. TSOP II package is offered in single $\overline{\text{CE}}$ and the BGA package is offered in dual $\overline{\text{CE}}$ options. In this datasheet, for a dual $\overline{\text{CE}}$ device, $\overline{\text{CE}}$ refers to the internal logical combination of $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ such that when $\overline{\text{CE}}_1$ is LOW and $\overline{\text{CE}}_2$ is HIGH, $\overline{\text{CE}}$ is LOW. For all other cases $\overline{\text{CE}}$ is HIGH. Intermediate voltage levels are not permitted on any of the chip enable pins ($\overline{\text{CE}}$ for the single chip enable device; $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ for the dual chip enable device).
- 9. BLE, BHE are applicable for the x16 configuration only.
- 10. While there are 21 address lines on the CY14B116K (20 address lines on the CY14B116M), only 13 address lines (A₁₄–A₂) are used to control software modes. The remaining address lines are don't care.
- 11. The six consecutive address locations must be in the order listed. WE must be HIGH during all six cycles to enable a nonvolatile operation.



Data Protection

The CY14B116K/CY14B116M protects data from corruption during low voltage conditions by inhibiting all externally initiated STORE and write operations. The low voltage condition is detected when V_{CC} is less than V_{SWITCH} . If the CY14B116K/CY14B116M is in a Write mode at power-up (both \overline{CE} and \overline{WE} are LOW), after a RECALL or STORE, the write is inhibited until the SRAM is enabled after t_{LZHSB} (HSB to output active). This protects against inadvertent writes during power-up or brown out conditions.

Real Time Clock Operation

nvTime Operation

The CY14B116K/CY14B116M offers internal registers that contain clock, alarm, watchdog, interrupt, and control functions. RTC registers use the last 16 address locations of the SRAM. Internal double buffering of the clock and timer information registers prevents accessing transitional internal clock data during a read or write operation. Double buffering also circumvents disrupting normal timing counts or the clock accuracy of the internal clock when accessing clock data. Clock and alarm registers store data in BCD format.

RTC functionality is described with respect to CY14B116K in the following sections. The same description applies to CY14B116M, except for the RTC register addresses. The RTC register addresses for CY14B116K range from 0x1FFFF0 to 0x1FFFFF, and for CY14B116M,they range from 0xFFFF0 to 0xFFFFF. Refer to Table 6 on page 17 and Table 7 on page 18 for a detailed Register Map description.

Clock Operations

The clock registers maintain time up to 9,999 years in one-second increments. The time can be set to any calendar time and the clock automatically keeps track of days of the week and month, leap years, and century transitions. There are eight registers dedicated to the clock functions, which are used to set time with a write cycle and to read time during a read cycle. These registers contain the time of day in the BCD format. Bits defined as '0' are currently not used and are reserved for future use by Cypress.

Reading the Clock

The double-buffered RTC register structure reduces the chance of reading incorrect data from the clock. Internal updates to the CY14B116K time-keeping registers are stopped when the read bit 'R' (in the Flags register at 0x1FFFF0) is set to '1' before reading clock data to prevent reading of data in transition. Stopping the register updates does not affect clock accuracy.

When a read sequence of the RTC device is initiated, the update of the user time-keeping registers stops and does not restart until a '0' is written to the read bit 'R' (in the Flags register at 0x1FFFF0). After the end of a read sequence, all the RTC registers are simultaneously updated within 20 ms.

Setting the Clock

A write access to the RTC device stops updates to the time keeping registers and enables the time to be set when the write bit 'W' (in the Flags register at 0x1FFFF0) is set to '1'. The correct day, date, and time is then written into the registers and must be in the 24-hour BCD format. The time written is referred to as the "Base Time". This value is stored in nonvolatile registers and used in the calculation of the current time. When the write bit 'W' is cleared by writing '0' to it, the values of timekeeping registers are transferred to the actual clock counters after which the clock resumes normal operation.

If the time written to the time-keeping registers is not in the correct BCD format, each invalid nibble of the RTC registers continues counting to 0xF before rolling over to 0x0, after which RTC resumes normal operation.

Note After the 'W' bit is set to '0', values written into the time-keeping, alarm, calibration, and interrupt registers are transferred to the RTC time keeping counters in t_{RTCp} time. These counter values must be saved to nonvolatile memory either by initiating a Software/Hardware STORE or AutoStore operation. While working in the AutoStore Disabled mode, perform a STORE operation after t_{RTCp} after writing into the RTC registers for the modifications to be correctly recorded.

Backup Power

The RTC in the CY14B116K is intended for a permanently powered operation. The V_{RTCcap} or V_{RTCbat} pin is connected depending on whether a capacitor or battery is chosen for the application. When the primary power, V_{CC} , fails and drops below V_{SWITCH} the device switches to the backup power supply.

The clock oscillator uses very little current, which maximizes the backup time available from the backup source. Regardless of the clock operation with the primary source removed, the data stored in the nvSRAM is secure, having been stored in the nonvolatile elements when power was lost.

During the backup operation, the CY14B116K consumes 0.45 μ A (Typical) at room temperature. Choose the capacitor or battery values according to your application.

Backup time values based on maximum current specifications are shown in the following table. Nominal backup times are approximately two times longer.

Table 3. RTC Backup Time

Capacitor Value	Backup Time (CY14B116K)
0.1F	2.5 days
0.47F	12 days
1.0F	25 days



Using a capacitor has the obvious advantage of recharging the backup source each time the system is powered up. If a battery is used, a 3-V lithium battery is recommended and the CY14B116K sources current only from the battery when the primary power is removed. However, the battery is not recharged at any time by the CY14B116K. The battery capacity must be chosen for total anticipated cumulative down time required over the life of the system.

Stopping and Starting the Oscillator

The OSCEN bit in the calibration register at 0x1FFFF8 controls enabling and disabling of the oscillator. This bit is nonvolatile and is shipped to customers in the "enabled" (set to '0') state. To preserve the battery life when the system is in storage, OSCEN must be set to '1'. This turns off the oscillator circuit, extending the battery life. If the OSCEN bit goes from disabled to enabled, it takes approximately one second (two seconds maximum) for the oscillator to start.

While the system power is off, if the voltage on the backup supply $(V_{RTCcap} \ or \ V_{RTCbat})$ falls below their respective minimum levels, the oscillator may fail. The CY14B116K can detect oscillator failure when system power is restored. This is recorded in the Oscillator Fail Flag (OSCF) of the Flags register at the address 0x1FFFF0. When the device is powered on (V $_{CC}$ goes above V $_{SWITCH}$), the OSCEN bit is checked for the 'enabled' status. If the OSCEN bit is enabled and the oscillator is not active within the first 5 ms, the OSCF bit is set to '1'. The system must check for this condition and then write '0' to clear the flag.

Note that in addition to setting the OSCF flag bit, the time registers are reset to the 'Base Time', which is the value last written to the timekeeping registers. The control or calibration registers and the OSCEN bit are not affected by the 'oscillator failed' condition.

The value of OSCF must be reset to '0' when the time registers are written for the first time. This initializes the state of this bit, which may have been set when the system was first powered on.

To reset OSCF, set the write bit 'W' (in the Flags register at 0x1FFFF0) to a '1' to enable writes to the Flags register. Write a '0' to the OSCF bit and then reset the write bit to '0' to disable writes.

Calibrating the Clock

The RTC is driven by a quartz-controlled crystal with a nominal frequency of 32.768 kHz. The clock accuracy depends on the quality of the crystal and calibration. The crystals available in the market typically have an error of ± 20 ppm to ± 35 ppm. However, CY14B116K employs a calibration circuit that improves the accuracy to $\pm 1/-2$ ppm at any given temperature. This implies an error of ± 2.5 seconds to ± 5 seconds per month.

The calibration circuit adds or subtracts counts from the oscillator divider circuit to achieve this accuracy. The number of pulses that are suppressed (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five calibration bits found in the Calibration register at 0x1FFFF8. The calibration bits occupy the five lower order bits in the

Calibration register. These bits are set to represent any value between '0' and 31 in binary form. Bit D5 is a sign bit, where a '1' indicates positive calibration and a '0' indicates negative calibration. Adding counts speeds the clock up and subtracting counts slows the clock down. If a binary '1' is loaded into the register, it corresponds to an adjustment of 4.068 or -2.034-ppm offset in oscillator error, depending on the sign.

Calibration occurs within a 64-minute cycle. The first 62 minutes in the cycle may, once every minute, have one second shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first two minutes of the 64-minute cycle are modified. If a binary 6 is loaded, the first 12 are affected, and so on. Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125,829,120 actual oscillator cycles, that is, 4.068 or –2.034 ppm of adjustment for every calibration step in the Calibration register.

To determine the required calibration, the CAL bit in the Flags register (0x1FFFF0) must be set to '1'. This causes the INT pin to toggle at a nominal frequency of 512 Hz. Any deviation measured from 512 Hz indicates the degree and direction of the required correction. For example, a reading of 512.01024 Hz indicates a +20-ppm error. Hence, a decimal value of -10 (001010b) must be loaded into the Calibration register to offset this error.

Note Setting or changing the Calibration register does not affect the test output frequency.

To set or clear CAL, set the write bit 'W' (in the flags register at 0x1FFFF0) to '1' to enable writes to the flags register. Write a value to CAL, and then reset the write bit to '0' to disable writes.

Alarm

The alarm function compares user-programmed values of alarm time and date (stored in the registers 0x1FFFF2-0x1FFFF5) with the corresponding time of day and date values. When a match occurs, the alarm interrupt flag (AF) is set and an interrupt is generated on the INT pin if the Alarm Interrupt Enable (AIE) bit is set.

There are four alarm match fields – date, hours, minutes, and seconds. Each of these fields has a match bit that is used to determine if the field is used in the alarm match logic. Setting the match bit to '0' indicates that the corresponding field is used in the match process. Depending on the match bits, the alarm occurs as specifically as once a month or as frequently as once every minute. Selecting none of the match bits (all 1s) indicates that no match is required and therefore, the alarm is disabled. Selecting all match bits (all 0s) causes an exact time and date match.

There are two ways to detect an alarm event: by reading the AF flag or monitoring the INT pin. The AF flag in the flags register at 0x1FFFF0 indicates that a date or time match has occurred. The AF bit is set to '1' when a match occurs. Reading the flags register clears the alarm flag bit (and all of the register bits). A hardware interrupt pin may also be used to detect an alarm event



To set, clear or enable an alarm, set the 'W' bit (in Flags Register – 0x1FFFF0) to '1' to enable writes to Alarm Registers. After writing the alarm value, clear the 'W' bit back to '0' for the changes to take effect.

Note CY14B116K requires the alarm match bit for seconds (bit 'D7' in Alarm-Seconds register 0x1FFFF2) to be set to '0' for proper operation of Alarm Flag and Interrupt.

Watchdog Timer

The Watchdog Timer is a free-running down counter that uses the 32 Hz (31.25 ms period) clock derived from the crystal oscillator. The oscillator must be running for the watchdog to function. It begins counting down from the value loaded in the Watchdog Timer register 0x1FFFF7.


Note Since the Watchdog Timer uses a free-running 32-Hz (31.25 ms period) clock, the start of countdown has a delay between 0 ms and 31.25 ms.

The timer consists of a loadable register and a free-running counter. On power-up, the watchdog timeout value in register 0x1FFFF7 is loaded in the Counter Load register, which is shown in Figure 6. Counting begins on power-up and restarts from the loadable value any time the Watchdog Strobe (WDS) bit is set to '1'. The counter is compared to the terminal value of '0'. If the counter reaches this value, it causes an internal flag and an optional interrupt output. You can prevent the timeout interrupt by setting the WDS bit to '1' prior to the counter reaching '0'. This causes the counter to reload with the watchdog timeout value and to be restarted. If you set the WDS bit prior to the counter reaching the terminal value, the interrupt does not occur and the watchdog timer flag is not set.

New timeout values are written by setting the Watchdog Write (WDW) bit to '0'. When the WDW is '0', new writes to the watchdog timeout value bits D5–D0 are enabled to modify the timeout value. When WDW is '1', writes to bits D5–D0 are ignored. The WDW function enables you to set the WDS bit, without concern that the watchdog timer value is modified. A logical diagram of the watchdog timer is shown in Figure 6. Note that setting the watchdog timeout value to '0' disables the watchdog function.

The output of the watchdog timer is the flag bit WDF that is set if the watchdog is allowed to time out. If the Watchdog Interrupt Enable (WIE) bit in the Interrupt register is set, a hardware interrupt on the INT pin is also generated on watchdog timeout. The flag and the hardware interrupt are both cleared when you read the Flags register.

Figure 6. Watchdog Timer Block Diagram



Programmable Square Wave Generator

The square wave generator block uses the crystal output to generate a desired frequency on the INT pin of the device. The output frequency can be programmed to be one of the following:

- 1. 1 Hz
- 2. 512 Hz
- 3. 4096 Hz
- 4. 32768 Hz

The square wave output is not generated while the device is running on backup power.

Power Monitor

The CY14B116K provides a power management scheme with power fail interrupt capability. It also controls the internal switch to back up power for the clock and protects the memory from low V_{CC} access. The power monitor is based on an internal bandgap reference circuit that compares the V_{CC} voltage to V_{SWITCH} threshold.

When V_{SWITCH} is reached, as V_{CC} decays from power loss, a data store operation is initiated from SRAM to the nonvolatile elements, securing the last SRAM data state. Power is also switched from V_{CC} to the backup supply (battery or capacitor) to operate the RTC oscillator.

When operating from the backup source, read and write operations to nvSRAM are inhibited and the RTC functions are not available to the user. The RTC clock continues to operate in the background. The updated RTC time keeping registers are available to the user after V_{CC} is restored to the device (see "AutoStore/Power-Up RECALL Characteristics" on page 29).



Backup Power Monitor

The CY14B116K provides a backup power monitoring system that detects the backup power (either battery or capacitor backup) failure. The backup power fail flag (BPF) is issued on the next power-up if the backup power fails. The BPF flag is set in the event of backup voltage falling lower than $V_{BAKFAIL}.$ The backup power is monitored even while the RTC is running in the backup mode. Low voltage detected during the backup mode is flagged through the BPF flag. BPF can hold the data only until a defined low level of the back up voltage $(V_{DR}).$

Interrupts

The CY14B116K has a Flags register, Interrupt register, and Interrupt logic that can signal interrupt to the microcontroller. There are three potential sources for interrupt: watchdog timer, power monitor, and alarm timer. Each of these can be individually enabled to drive the INT pin by appropriate setting in the Interrupt register (0x1FFFF6). In addition, each has an associated flag bit in the Flags register (0x1FFFF0) that the host processor uses to determine the cause of the interrupt. The INT pin driver has two bits that specify its behavior when an interrupt occurs.

An Interrupt is raised only if both a flag is raised by one of the three sources and the respective interrupt enable bit in the Interrupts register is enabled (set to '1'). After an interrupt source is active, two programmable bits, H/L and P/L, determine the behavior of the output pin driver on the INT pin. These two bits are located in the Interrupt register and can be used to drive Level or Pulse mode output from the INT pin. In the Pulse mode, the pulse width is internally fixed at approximately 200 ms. This mode is intended to reset a host microcontroller. In the Level mode, the pin goes to its active polarity until you read the Flags register. This mode is used as an interrupt to a host microcontroller. The control bits are summarized in the following section.

Interrupts are only generated while working on normal power and are not triggered when the system runs in the backup power mode.

Note CY14B116K generates valid interrupts only after the Powerup RECALL sequence is completed. All events on the INT pin must be ignored for $t_{\mbox{\scriptsize HRECALL}}$ duration after power-up.

Interrupt Register

Watchdog Interrupt Enable (WIE). When set to '1', the watchdog timer drives the INT pin and an internal flag when a watchdog timeout occurs. When WIE is set to '0', the watchdog timer only affects the WDF flag in Flags register.

Alarm Interrupt Enable (AIE). When set to '1', the alarm match drives the INT pin and an internal flag. When AIE is set to '0', the alarm match only affects the AF flag in the Flags register.

Power Fail Interrupt Enable (PFE). When set to '1', the power fail monitor drives the INT pin and an internal flag. When PFE is set to '0', the power fail monitor only affects the PF flag in the Flags register.

Square Wave Enable (SQWE). When set to '1', a square wave of programmable frequency is generated on the INT pin. The frequency is decided by the SQ1 and SQ0 bits of the interrupts register. This bit is nonvolatile and survives the power cycle. The SQWE bit overrides all other interrupts. However, the CAL bit will take precedence over the square wave generator. This bit defaults to '0' from the factory.

High/Low (H/L). When set to '1', the INT pin is active HIGH and the driver mode is push pull. The INT pin drives HIGH only when V_{CC} is greater than V_{SWITCH} . When set to '0', the INT pin is active LOW and the Drive mode is open drain. The INT pin must be pulled up to V_{CC} by a 10-kΩ resistor while using the interrupt in active LOW mode.

Pulse/Level (P/L). When set to '1' and an interrupt occurs, the INT pin is driven active (determined by H/L) for approximately 200 ms. When P/L is set to '0', the INT pin is driven HIGH or LOW (determined by H/L) until the Flags or Control register is read.

SQ1 and **SQ0**. These bits are used together to fix the frequency of the square wave on the INT pin output when the SQWE bit is set to '1'. These bits are nonvolatile and survive the power cycle. The output frequency is decided as illustrated in the following table.

Table 4. Square Wave Output Selection

SQ1	SQ0	Frequency	Comment
0	0	1 Hz	1 Hz signal
0	1	512 Hz	512 Hz clock output
1	0	4096 Hz	4 KHz clock output
1	1	32768 Hz	Oscillator output frequency

While using more than one of the interrupt sources and an interrupt source activates the INT pin, the external host must read the Flags Register to determine the cause of the interrupt. Remember that all the flags are cleared when the Flags register is read. If the INT pin is programmed for the Level mode, then reading the flag clears the flag and the INT pin returns to its inactive state. If the pin is programmed for the Pulse mode, then reading the flag clears the flag and the pin. The pulse does not complete its specified duration if the Flags register is read. If the INT pin is used as a host reset, then the Flags or Control register is not read during a reset.

Setting the calibration bit CAL = '1' or SQWE = '1' enables square wave output on the INT pin. In this situation, the CAL bit setting gets priority over the SQWE bit and enables the 512-Hz digital clock output on the INT pin for calibration. The CAL bit does not survive the power cycle and resets to zero during the next power-up cycle. The setting of SQWE, SQ0 and SQ1, requires AutoStore or software STORE to keep the setting of these bits nonvolatile and enable them to survive the power cycle. When multiple sources are set to drive the interrupt pin (INT), then the following priority will be followed to resolve ambiguity as to which cause drives the INT pin.



Following is a summary table that shows the state of the INT pin,


Table 5. State of the INT pin

CAL	SQWE	WIE/AIE/PFE	INT Pin Output
1	Х	X	512 Hz
0	1	Х	Square wave output
0	0	1	Alarm
0	0	0	HI-Z

Flags Register

The Flags register has three flag bits: WDF, AF, and PF, which can be used to generate an interrupt. They are set by the watchdog timeout, alarm match, or power fail monitor respectively. The processor can either poll this register or enable interrupts when a flag is set. These flags are automatically reset when the register is read. The flags register is automatically loaded with the value 0x00 on power-up (except for the OSCF bit. See Stopping and Starting the Oscillator on page 11).

Figure 7. Interrupt Block Diagram






RTC External Components

The RTC requires connecting an external 32.768-kHz crystal and C_1 , C_2 load capacitance as shown in the Figure 8. The figure shows the recommended RTC external component values. The load capacitances, C_1 and C_2 , are inclusive of parasitic of the printed circuit board (PCB). The PCB parasitic includes the capacitance due to land pattern of crystal pads/pins, X_{in}/X_{out} pads, and copper traces connecting the crystal and device pins.

Figure 8. RTC Recommended Component Configuration^[12]



Recommended Values

 $Y_1 = 32.768 \text{ kHz} (12.5 \text{ pF})$

 $C_1 = 12 \text{ pF}$ $C_2 = 69 \text{ pF}$

Note The recommended values for C1 and C2 include board trace capacitance.

PCB Design Considerations for RTC

The RTC crystal oscillator is a low-current circuit with high-impedance nodes on their crystal pins. Due to the low operating current of the RTC circuit, the crystal connections are very sensitive to noise on the board. Hence, it is necessary to isolate the RTC circuit from other signals on the board.

It is also critical to minimize the stray capacitance on the PCB. Stray capacitances add to the overall crystal load capacitance and, therefore, cause oscillation frequency errors. Proper bypassing and careful layout are required to achieve the optimum RTC performance.

Layout Requirements

The board layout must adhere to (but not limited to) the following guidelines during routing RTC circuitry because they help you achieve optimum performance from the RTC design.

- Place the crystal as close as possible to the X_{in} and X_{out} pins. Keep the trace lengths between the crystal and RTC equal in length and as short as possible to reduce the probability of noise coupling.
- Keep X_{in} and X_{out} trace width below 8 mils. A wider trace width leads to larger trace capacitance. The larger these bond pads and traces are, the more likely it is that noise can couple from adjacent signals.

- Shield the X_{in} and X_{out} signals by providing a guard ring around the crystal circuitry. This guard ring prevents noise coupling from neighboring signals.
- Take care while routing any other high-speed signal in the vicinity of RTC traces. The more the crystal is isolated from other signals on the board, the less likely it is that noise is coupled into the crystal. Maintain a minimum of 200 mil separation between the X_{in}and X_{out} traces, and any other high speed signal on the board.
- No signals should run underneath crystal components on the same PCB layer.
- Create an isolated solid copper ground plane on the adjacent PCB layer and underneath the crystal circuitry to prevent unwanted noise coupled from traces routed on the other signal layers of the PCB. The local ground plane should be separated by at least 40 mils from the neighboring plane on the same PCB layer. The solid ground plane should only be in the vicinity of RTC components and its perimeter should be kept equal to the guard ring perimeter. The isolated ground plane should be connected to system ground. Figure 9 shows the recommended layout for the RTC circuit.

Note

12. For nonvolatile static random access memory (nvSRAM) real time clock (RTC) design guidelines and best practices, see application note AN61546.



Top component layer: L1

Ground plane layer: L2

System ground

Isolated ground plane on layer 2: L2

Guard ring - Top (Component)

Via: Via connects to isolated ground plane on L2

Via: Via connects to system ground plane on L2

Figure 9. Recommended Layout for RTC



Table 6. RTC Register Map^[13]

Reg	ister			E	BCD Format Da	Function/Range				
CY14B116K	CY14B116M	D7	D6	D5	D4	D3	D2	D1	D0	- Function/Range
0x1FFFFF	0xFFFFF		10	s years		Years				Years: 00-99
0x1FFFFE	0xFFFFE	0	0	0	10s months		Montl	ns		Months: 01-12
0x1FFFFD	0xFFFFD	0	0	10s da	ay of month		Day of m	nonth		Day of month: 01–31
0x1FFFFC	0xFFFFC	0	0	0	0	0	Da	y of wee	ek	Day of week: 01–07
0x1FFFFB	0xFFFFB	0	0	10	s hours		Hour	s		Hours: 00-23
0x1FFFFA	0xFFFFA	0		10s min	utes		Minut	es		Minutes: 00-59
0x1FFFF9	0xFFFF9	0		10s sec	onds		Secon	nds		Seconds: 00-59
0x1FFFF8	0xFFFF8	OSCEN (0)	0	Cal sign (0)		Calibration	(00000)	ı		Calibration values ^[15]
0x1FFFF7	0xFFFF7	WDS (0)	WDW (0)		W	OT (000000	0)			Watchdog timer ^{15]}
0x1FFFF6	0xFFFF6	WIE (0)	AIE (0)	PFE (0)	SQWE (0)	H/L (1)	P/L (0)	SQ1 (0)	SQ0 (0)	Interrupts ^[15]
0x1FFFF5	0xFFFF5	M (1)	0	10s alarn	n day of month	Alarm, day of month				Alarm, day of month: 01-31
0x1FFFF4	0xFFFF4	M (1)	0	10s a	larm hours		Alarm, h	ours		Alarm, hours: 00–23
0x1FFFF3	0xFFFF3	M (1)	,	10s alarm ı	ninutes	,	Alarm, m	inutes		Alarm, minutes: 00–59
0x1FFFF2	0xFFFF2	M (1)	1	l0s alarm s	seconds	A	Alarm, se	conds		Alarm, seconds: 00–59
0x1FFFF1	0xFFFF1		10s	centuries			Centur	ies		Centuries: 00-99
0x1FFFF0	0xFFFF0	WDF	AF	PF	OSCF ^[16]	BPF ^[16]	CAL (0)	W (0)	R (0)	Flags ^[15]

^{13.} Upper Byte D_{15} - D_8 (CY14B116M) of RTC registers are reserved for future use.

^{14. ()} designates values shipped from the factory.

^{15.} This is a binary value, not a BCD value.

^{16.} When you reset OSCF and BPF flag bits, the flags register will be updated after t_{RTCp} time.



Table 7. Register Map Detail

	ister				_					
CY14B116K	CY14B116M	-			Descriptio	n				
				Time	Keeping -	Years				
0x1FFFFF	0xFFFFF	D7	D6	D5	D4	D3	D2	D1	D0	
		5.		years	5 4			ears		
		Contains th			or Lawarn	ibble /four l			forvoo	
		upper nibb		CD digits of the year ontains the value 1–99.						
0.45555	٥٠٠٢	Time Keeping - Months								
0x1FFFFE	0xFFFFE	D7	D6	D5	D4	D3	D2	D1	D0	
		0	0	0	10s month		Mo	onths		
		from 0 to 9		fthe month. Low (one bit) contain						
0x1FFFFD	0xFFFFD			Time Ke	eping - Day	of month				
OXIFFFED	UXFFFED	D7	D6	D5	D4	D3	D2	D1	D0	
	•	0	0	10s day of	month		Day o	f month		
		and operat	es from 0 to 9;	or the date of the upper nibble (tw r is 1–31. Leap y	o bits) cont	ains the 10	s digit and	operates f		
				Time Ke	eping - Da	y of week	-			
0x1FFFFC	0xFFFFC	D7	D6	D5	D4	D3	D2	D1	D0	
		0	0	0	0	0		Day of wee	ek	
		ring counte	er that counts f	contains a value from 1 to 7 then is not integrated v	returns to 1.	The user r				
		Time Keeping - Hours								
0x1FFFFB	0xFFFFB	D7	D6	D5	D4	D3	D2	D1	D0	
		0	0	10s hou	ırs		H	ours		
		Contains th	_							
		digit and o	perates from 0	of hours in 24 ho to 9; upper nibb register is 0–23.	le (two bits)					
		digit and o	perates from 0	to 9; upper nibb register is 0–23.	le (two bits)	contains th				
0x1FFFFA	0xFFFFA	digit and o	perates from 0 range for the	to 9; upper nibb register is 0–23. Time	le (two bits)	contains th				
0x1FFFFA	0xFFFFA	digit and of 0 to 2. The	perates from 0	to 9; upper nibb register is 0–23. Time D5	le (two bits) Keeping - N	contains th	ne upper di	git and ope	rates fro	
0x1FFFFA	0xFFFFA	oto 2. The D7 Contains the from 0 to 9	D6 D6 D8 D8 D8 D8 D8 D8 D8 D8	to 9; upper nibb register is 0–23. Time D5 10s minutes of minutes. Lowe (three bits) conta	Keeping - N D4 r nibble (fou	finutes D3 r bits) contains the	D2 Minains the lov	D1 nutes wer digit an	D0 d operat	
		oto 2. The D7 Contains the from 0 to 9	D6 D6 D8 D8 D9 D9 D9 D9 D9 D9 D9 D9	to 9; upper nibb register is 0–23. Time D5 10s minutes of minutes. Lowe (three bits) contarts is 0–59.	Keeping - N D4 r nibble (fou	finutes D3 r bits) container minutes	D2 Minains the lov	D1 nutes wer digit an	D0 d operat	
0x1FFFFA 0x1FFFF9	0xFFFFA	oto 2. The D7 Contains the from 0 to 9	D6 D6 D8 D8 D9 D9 D9 D9 D9 D9 D9 D9	to 9; upper nibb register is 0–23. Time D5 10s minutes of minutes. Lowe (three bits) contarts is 0–59.	Keeping - N D4 r nibble (fou	finutes D3 r bits) container minutes	D2 Minains the lov	D1 nutes wer digit an	D0 d operat	
		D7 0 Contains the from 0 to 9 The range	D6 D6 D8 D8 D9 D9 D9 D9 D9 D9 D9 D9	to 9; upper nibb register is 0–23. Time D5 10s minutes of minutes. Lowe (three bits) contarts is 0–59. Time I	Keeping - N D4 r nibble (fou ains the upp	n bits) contains the conds	D2 Minains the low digit and D2	D1 nutes wer digit an operates from	D0 d operatom 0 to	
		D7 0 Contains the from 0 to 9 The range D7 0 Contains the from 0 to 9 Contains the from 0 to 9	D6 DBCD value of the register properties of the	to 9; upper nibb register is 0–23. Time D5 10s minutes of minutes. Lowe (three bits) contar is 0–59. Time I D5	Keeping - M D4 r nibble (fou ains the upp Keeping - S D4 r nibble (fou	finutes D3 r bits) container minutes econds D3 r bits) container minutes	D2 Min ains the low adjust and a Secarins the low ains th	D1 nutes wer digit an operates from D1 conds wer digit an	D0 d operatom 0 to s	
		D7 0 Contains the from 0 to 9 The range D7 0 Contains the from 0 to 9 Contains the from 0 to 9	D6 D6 D8 D9 D9 D9 D9 D9 D9 D9 D9 D9	to 9; upper nibb register is 0–23. Time D5 10s minutes of minutes. Lowe (three bits) contar is 0–59. Time I D5 10s seconds of seconds. Lowe (three bits) contar	Keeping - M D4 r nibble (fou ains the upp Keeping - S D4 r nibble (fou	r bits) contains the records D3 econds D3 r bits) contains the records conds dr bits) contains the records	D2 Min ains the low adjust and a Secarins the low ains th	D1 nutes wer digit an operates from D1 conds wer digit an	D0 d operatom 0 to s	



Table 7. Register Map Detail (continued)

Reg	gister	Description										
CY14B116K	CY14B116M				Descriptio	n						
		OSCEN	0	Calibration sign			Calibration	1				
OS	CEN	Oscillator enable. When set to '1', the oscillator is stopped. When set to '0', the oscillator runs. Disabling the oscillator saves battery or capacitor power during storage.										
	oration ign	Determines if the calibration adjustment is applied as an addition (1) to or as a subtraction (0) from the time-base.										
Calib	oration	These five	bits control th	e calibration of the	ne clock.							
0x1FFFF7	0xFFFF7		Watchdog Timer									
QXIIIII I	OXI I I I	D7	D6	D5	D4	D3	D2	D1	D0			
		WDS	WDW			WDT	_					
W	/DS	'0' has no	effect. The bit	g this bit to '1' rel is cleared autom always returns a	atically afte							
W	DW	(D5–D0). Setting this	This allows you s bit to '0' allow	Setting this bit to u to set the watch vs bits D5–D0 to unction is explair	ndog strobe be written to	bit withou the watch	t disturbing ndog registe	the timeou er when the	t value. next wri			
W	/DT	Watchdog timeout selection. The watchdog timer interval is selected by the 6-bit value in this register. It represents a multiplier of the 32-Hz count (31.25 ms). The range of timeout value is 31.25 ms (a setting of 01h) to 2 seconds (setting of 3Fh). Setting the watchdog timer register to 0 disables the timer. These bits can be written only if the WDW bit was set to '0' on a previous cycle. Note Since the Watchdog Timer uses a free-running 32-Hz (31.25 ms period) clock, the set time interval has an additional time between 0 ms and 31.25 ms.										
0x1FFFF6	0xFFFF6			Interr	upt Status/	Control						
		D7	D6	D5	D4	D3	D2	D1	D0			
		WIE	AIE	PFE	SQWE	H/L	P/L	SQ1	SQ0			
V	VIE	Watchdog interrupt enable. When set to '1' and a watchdog timeout occurs, the watchdog timer drives the INT pin and the WDF flag. When set to '0', the watchdog timeout affects only the WDF flag.										
Α	ME	Alarm interrupt enable. When set to '1', the alarm match drives the INT pin and the AF flag. When set to '0', the alarm match only affects the AF flag.										
Р	FE			set to '1', the pov nonitor affects or			he INT pin a	and the PF	flag. Whe			
SQWE		Square wave enable. When set to '1', a square wave is driven on the INT pin with frequency programmed using SQ1 and SQ0 bits. The square wave output takes precedence over interrupt logic. If the SQWE bit is set to '1'. when an enabled interrupt source becomes active, only the corresponding flag is raised and the INT pin continues to drive the square wave.										
F	1/L	HIGH/LOW. When set to 1, the INT pin is driven active HIGH. When set to 0, the INT pin is open drain, active LOW.										
F	P/L	Pulse/Level. When set to '1', the INT pin is driven active (determined by H/L) by an interrupt source for approximately 200 ms. When set to '0', the INT pin is driven to an active level (as set by H/L) until the flags register is read.										
SQ1	, SQ0		VE bit is set to Iz 2 Hz 96 Hz	e used to decide '1'. The followin								

Document #: 001-67786 Rev. *J



Table 7. Register Map Detail (continued)

Reg	ister				December				
CY14B116K	CY14B116M				Description	n			
0x1FFFF5	0xFFFF5			Alaı	rm - Day of r	nonth			
UXIFFFF	UXFFF5	D7	D6	D5	D4	D3	D2	D1	D0
		М	M 0 10s alarm day of month Alarm day of month						
		Contains the alarm value for the date of the month and value.					n bit to sele	ct or desele	ct the date
ı	Match. When this bit is set to '0', the date value is used in the alarm match. Setting causes the match circuit to ignore the date value.					n. Setting th	is bit to '1'		
0x1FFFF4	0xFFFF4				Alarm - Hou	rs			
UX IFFFF4	UXFFFF4	D7	D6	D5	D4	D3	D2	D1	D0
	•	М	0	10s alarm	hours		Alarn	n hours	l .
		Contains t	he alarm value	for the hours a	nd the match	bit to sele	ect or dese	lect the hou	ırs value.
ı	M			et to '0', the hou to ignore the ho		sed in the a	alarm matc	h. Setting t	his bit to '1'
0x1FFFF3	0xFFFF3	Alarm - Minutes							
UXTEFFES	UXFFFF3	D7	D6	D5	D4	D3	D2	D1	D0
	•	M 10s alarm minutes Alarm minutes					l .		
		Contains tl	ne alarm value	for the minutes	and the matc	h bit to sel	ect or dese	lect the min	utes value.
I	M			et to '0', the min			e alarm ma	tch. Setting	g this bit to
0x1FFFF2	0xFFFF2			Α	larm - Seco	nds			
UX1FFFF2	UXFFFFZ	D7	D6	D5	D4	D3	D2	D1	D0
		М	10	s alarm second	S		Alarm	seconds	
		Contains to value.	he alarm value	e for the seconds	s and the ma	tch bit to s	select or de	select the	second's
ı	M			et to '0', the seco			e alarm ma	atch. Settin	g this bit to
0-455554	0-55554			Time	Keeping - Co	enturies			
0x1FFFF1	0xFFFF1	D7	D6	D5	D4	D3	D2	D1	D0
	L		10s c	enturies	1		Cen	ituries	ı
		Contains t to 9; upper 0-99 centu	r nibble contaii	of centuries. Lons the upper dig	wer nibble co it and operat	ontains the es from 0	e lower digi to 9. The ra	it and opera	ates from 0 e register is



Table 7. Register Map Detail (continued)

Register		- Description							
CY14B116K	CY14B116M				Descriptio	"			
0x1FFFF0	0xFFFF0	Flags							
OXIIIIIO	OXI I I I O	D7	D6	D5	D4	D3	D2	D1	D0
		WDF	AF	PF	OSCF	BPF	CAL	W	R
W	DF			s read-only bit is the user. It is clea					
A	AF			ly bit is set to '1' natch bits = 0. It is					
F	PF			d-only bit is set to nen the Flags reg			elow the p	ower fail th	reshold
OSCF		Oscillator fail flag. Set to '1' on power-up if the oscillator is enabled and not running in the first 5 ms of operation. This indicates that RTC backup power failed and clock value is no longer valid. This bit survives the power cycle and is never cleared internally by the chip. The user must check for this condition and write 0 to clear this flag. When user resets OSCF flag bit, the bit will be updated after t _{RTCp} time.							
BPF		Backup power fail flag. Set to '1' on power-up if the backup power (battery or capacitor) failed. The backup power fail condition is determined by the voltage falling below their respective minimum specified voltage. BPF can hold the data only till a defined low level of the back up voltage (V_{DR}). User must reset this bit to clear this flag. When user resets BPF flag bit, the bit will be updated after t_{RTCp} time.							
C.	AL	'0', the INT	pin resumes	set to '1', a 512- normal operatior ts to 0 (disabled)	n. This bit tal	kes priority			
1	N	to RTC reg the 'W' bit counters if	Write enable: Setting the 'W' bit to '1' freezes updates of the RTC registers. You can then write to RTC registers, alarm registers, calibration register, interrupt register and flags register. Settin the 'W' bit to '0' causes the contents of the RTC registers to be transferred to the time keeping counters if the time has changed. This transfer process takes t _{RTCp} time to complete. This bit defaults to 0 on power-up.					ter. Setting e keeping	
I	₹	are not see	en during the r	bit to '1', stops cloreading process. loes not require "	Set 'R' bit to	'0' to resu	me clock u	pdates to t	he holding



Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.
Storage temperature65 °C to +150 °C
Maximum accumulated storage time
At 150 °C ambient temperature 1000 h
At 85 °C ambient temperature
Maximum junction temperature 150 °C
Supply voltage on V_{CC} relative to V_{SS} –0.5 V to +4.1 V
Voltage applied to outputs
in high-Z state -0.5 V to V_{CC} + 0.5 V
Input voltage0.5 V to Vcc + 0.5 V
Transient voltage (<20 ns) on any pin to ground potential–2.0 V to V _{CC} + 2.0 V

Package power dissipation capability (T _A = 25 °C)
Surface mount lead soldering temperature (3 seconds)+260 °C
DC output current (1 output at a time, 1s duration) 20 mA
Static discharge voltage > 2001 V (per MIL-STD-883, Method 3015)
Latch-up current > 140 mA

Operating Range

Product	Range	Ambient Temperature (T _A)	V _{cc}
CY14B116K/ CY14B116M	Industrial	–40 °C to +85 °C	2.7 V to 3.6 V

DC Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions		Min	Typ ^[17]	Max	Unit
V _{CC}	Power supply			2.7	3.0	3.6	V
I _{CC1}	Average V _{CC} current	Values obtained without output loads	t _{RC} = 25 ns	-	_	95	mA
		(I _{OUT} = 0 mA)	t _{RC} = 45 ns	-	_	95 75 10 - 6 750 600	mA
ICC2	Average V _{CC} current during STORE	All inputs don't care, $V_{CC} = V_{CC}(Max)$. Average current for duration t_{STORE}		-	_	10	mA
I _{CC3}	Average V_{CC} current at t_{RC} = 200 ns, V_{CC} (Typ), 25 °C	All inputs cycling at CMOS Levels. /alues obtained without output loads (I _{OUT} = 0 mA).		-	50	-	mA
I _{CC4} ^[18]	Average V _{CAP} current during AutoStore cycle	All inputs don't care. Average current for duration t _{STORE}		-	-	6	mA
I _{SB}	V _{CC} standby current	$\overline{\text{CE}} \ge (V_{\text{CC}} - 0.2 \text{ V}). \ V_{\text{IN}} \le 0.2 \text{ V or } \ge (V_{\text{CC}})$	t _{RC} = 25 ns	_	_	750	μА
		 – 0.2 V). 'W' and 'R' bit set to '0'. Standby current level after nonvolatile cycle is complete. Inputs are static. f = 0 MHz. 	t _{RC} = 45 ns	-	_	 95 75 10 50 6 750 	μА
I _{ZZ}	Sleep mode current	All inputs are static at CMOS Level; RTC rebackup power supply.	unning on	_	_	10	μА
I _{IX} ^[19]	Input leakage current (except HSB)	$V_{CC} = V_{CC}(Max), V_{SS} \le V_{IN} \le V_{CC}$	$V_{CC} = V_{CC}(Max), V_{SS} \le V_{IN} \le V_{CC}$		_	+1	μА
	Input leakage current $V_{CC} = V_{CC}(Max), V_{SS} \le V_{IN} \le V_{CC}$ (for \overline{HSB})		-100	_	+1	μА	
I _{OZ}	Off state output leakage current	$V_{CC} = V_{CC}(Max), V_{SS} \le V_{OUT} \le V_{CC}, \overline{CE}$ or $\overline{BLE/BHE} \ge V_{IH}$ or $\overline{WE} \le V_{IL}$	r OE ≥ V _{IH} or	–1	_	+1	μА

- 17. Typical values are at 25 °C, $V_{CC} = V_{CC}(Typ)$. Not 100% tested.
- 18. This <u>para</u>meter is only guaranteed by design and is not tested.
- 19. The HSB pin has I_{OUT} = -2 uA for V_{OH} of 2.4 V when both active HIGH and LOW drivers are disabled. When they are enabled standard V_{OH} and V_{OL} are valid. This parameter is characterized but not tested.



DC Electrical Characteristics (continued)

Over the Operating Range

Parameter	Description	Test Conditions	Min	Typ ^[17]	Max	Unit
V _{IH}	Input HIGH voltage		2.0	_	V _{CC} + 0.5	V
V _{IL}	Input LOW voltage		$V_{SS} - 0.5$	_	0.8	V
V _{OH}	Output HIGH voltage	I _{OUT} = –2 mA	2.4	_	-	V
V _{OL}	Output LOW voltage	I _{OUT} = 4 mA	_	_	0.4	V
V _{CAP} ^[20]	Storage capacitor	Between V _{CAP} pin and V _{SS}	19.8	22.0	82.0	μF
V _{VCAP} ^[21, 22]	Maximum voltage driven on V _{CAP} pin by the device	$V_{CC} = V_{CC} \text{ (max)}$		-	5.0	V

Data Retention and Endurance

Over the Operating Range

Parameter	Description	Min	Unit
DATA _R	Data retention	20	Years
NV _C	Nonvolatile STORE operations	1,000,000	Cycles

Capacitance

In the following table, the capacitance parameters are listed. [22]

Parameter	Description	Test Conditions	Max (All packages except 165-FBGA)	Max (165-FBGA package)	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz},$	8	10	pF
C _{IO}	Input/Output capacitance	$V_{CC} = V_{CC}$ (Typ)	8	10	pF
C _{OUT}	Output capacitance		8	10	pF

Thermal Resistance

In the following table, the thermal resistance parameters are listed.^[22]


Parameter	Description	Test Conditions	44-TSOP II	54-TSOP II	165-FBGA	Unit
Θ_{JA}	Thermal resistance (Junction to ambient)	Test conditions follow standard test methods and procedures for measuring	44.6	41.1	15.6	°C/W
Θ_{JC}	Thermal resistance (Junction to case)	thermal impedance, in accordance with EIA/JESD51.	2.4	4.6	2.9	°C/W


- 20. Min V_{CAP} value guarantees that there is a sufficient charge available to complete a successful AutoStore operation. Max V_{CAP} value guarantees that the capacitor on V_{CAP} is charged to a minimum voltage during a Power-Up RECALL cycle so that an immediate power-down cycle can complete a successful AutoStore. Therefore, it is always recommended to use a capacitor within the specified min and max limits.
- 21. Maximum voltage on V_{CAP} pin (V_{VCAP}) is provided for guidance when choosing the V_{CAP} capacitor. The voltage rating of the V_{CAP} capacitor across the operating temperature range should be higher than the V_{VCAP} voltage
- 22. These parameters are only guaranteed by design and are not tested.



Figure 10. AC Test Loads and Waveforms

For Tristate specs





AC Test Conditions

Input pulse levels	0 V to 3 V
Input rise and fall times (10% - 90%)	<u><</u> 3 ns
Input and output timing reference levels	1.5 V

RTC Characteristics

Over the Operating Range

Parameters	Description		Min	Typ ^[23]	Max	Units
V _{RTCbat}	RTC battery pin voltage		1.8	3.0	3.6	V
I _{BAK} ^[24]	RTC backup current	T _A = -40 °C	-	-	0.45	μА
		T _A = 25 °C	-	0.45	-	μΑ
		T _A = 85 °C	_	_	0.60	μΑ
V _{RTCcap} ^[25]	RTC capacitor pin voltage	T _A = -40 °C	1.6	_	3.6	V
		T _A = 25 °C	1.5	3.0	3.6	V
		T _A = 85 °C	1.4	-	3.6	V
V _{BAKFAIL}	Backup failure threshold		1.8	-	2.2	V
V_{DR}	BPF flag retention voltage		1.6	-	-	V
tOCS	RTC oscillator time to start		_	1	2	sec
t _{RTCp}	RTC processing time from end of 'W' bit set to '0'		_	_	1	ms
R _{BKCHG}	RTC backup capacitor charge current-limiting res	istor	350	-	850	Ω

- 23. Typical values are at 25 °C, $V_{CC} = V_{CC}(Typ)$. Not 100% tested.
- 24. From either $V_{\mbox{\scriptsize RTCcap}}$ or $V_{\mbox{\scriptsize RTCbat.}}$
- 25. If $V_{RTCcap} > 0.5 \text{ V}$ or if no capacitor is connected to V_{RTCcap} pin, the oscillator starts in tOCS time. If a backup capacitor is connected and $V_{RTCcap} < 0.5 \text{ V}$, the capacitor must be allowed to charge to 0.5 V for oscillator to start.



AC Switching Characteristics

Over the Operating Range^[26]

Param	neters	Description	25	ns	45	ns	Unit
Cypress Parameter	Alt Parameter	Description	Min	Max	Min	Max	Unit
SRAM Read Cycle	•					•	
t _{ACE}	t _{ACS}	Chip enable access time	_	25	_	45	ns
t _{RC} [27]	t _{RC}	Read cycle time	25	_	45	-	ns
t _{AA} ^[28]	t _{AA}	Address access time	-	25	_	45	ns
t _{DOE}	t _{OE}	Output enable to data valid	_	12	_	20	ns
t _{OHA} ^[28]	t _{OH}	Output hold after address change	3	_	3	_	ns
t _{LZCE} ^[29]	t _{LZ}	Chip enable to output active	3	_	3	_	ns
t _{HZCE} [29, 30]	t _{HZ}	Chip disable to output inactive	-	10	_	15	ns
t _{LZOE} [29]	t _{OLZ}	Output enable to output active	0	_	0	_	ns
t _{HZOE} ^[29, 30]	t _{OHZ}	Output disable to output inactive	-	10	-	15	ns
t _{PU} ^[29]	t _{PA}	Chip enable to power active	0	_	0	_	ns
t _{PD} ^[29]	t _{PS}	Chip disable to power standby	_	25	_	45	ns
t _{DBE}		Byte enable to data valid	_	12	_	20	ns
t _{LZBE} ^[29]		Byte enable to output active	0	_	0	_	ns
t _{HZBE} ^[29, 30]		Byte disable to output inactive	-	10	_	15	ns
SRAM Write Cycle	1	L	I				l
t _{WC}	t _{WC}	Write cycle time	25	_	45	_	ns
t _{PWE}	t _{WP}	Write pulse width	20	-	30	_	ns
t _{SCE}	t _{CW}	Chip enable to end of write	20	_	30	_	ns
t _{SD}	t _{DW}	Data setup to end of write	10	-	15	_	ns
t _{HD}	t _{DH}	Data hold after end of write	0	_	0	_	ns
t _{AW}	t _{AW}	Address setup to end of write	20	_	30	_	ns
t _{SA}	t _{AS}	Address setup to start of write	0	_	0	_	ns
t _{HA}	t _{WR}	Address hold after end of write	0	_	0	_	ns
t _{HZWE} [29, 30, 31]	t _{WZ}	Write enable to output disable	-	10	_	15	ns
t _{LZWE} [29]	t _{OW}	Output active after end of write	3	_	3	_	ns
t _{BW}		Byte enable to end of write	20	_	30	_	ns

^{26.} Test conditions assume a signal transition time of 3 ns or less, timing reference levels of V_{CC}/2, input pulse levels of 0 to V_{CC}(Typ), and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance as shown in Figure 10 on page 24.

^{27.} WE must be HIGH during SRAM read cycles.

^{28.} Device is continuously selected with $\overline{\text{CE}}$, $\overline{\text{OE}}$ and $\overline{\text{BLE}}$, $\overline{\text{BHE}}$ LOW.

^{29.} These parameters are only guaranteed by design and are not tested.

^{30.} t_{HZCE}, t_{HZOE}, t_{HZDE} and t_{HZWE} are specified with a load capacitance of 5 pF. Transition is measured ±200 mV from the steady state output voltage.

^{31.} If $\overline{\text{WE}}$ is LOW when $\overline{\text{CE}}$ goes LOW, the outputs remain in the high impedance state.



Figure 11. SRAM Read Cycle 1: Address Controlled [32, 33, 34]





Figure 12. SRAM Read Cycle 2: $\overline{\text{CE}}$ and $\overline{\text{OE}}$ Controlled^[32, 34, 35]



- 32. WE must be HIGH during SRAM read cycles.
- 33. Device is continuously selected with $\overline{\text{CE}}$, $\overline{\text{OE}}$ and $\overline{\text{BLE}}$, $\overline{\text{BHE}}$ LOW.
- 34. $\overline{\text{HSB}}$ must remain HIGH during Read and Write cycles.
- 35. BLE, BHE are applicable for x16 configuration only.

 36. TSOP II package is offered in single CE and BGA package is offered in dual CE options. In this datasheet, for a dual CE device, CE refers to the internal logical combination of CE₁ and CE₂ such that when CE₁ is LOW and CE₂ is HIGH, CE is LOW. For all other cases CE is HIGH. Intermediate voltage levels are not permitted on any of the chip enable pins (CE for the single chip enable device; CE₁ and CE₂ for the dual chip enable device).







Figure 13. SRAM Write Cycle 1: $\overline{\text{WE}}$ Controlled [37, 38, 39, 40]

Figure 14. RAM Write Cycle 2: $\overline{\text{CE}}$ Controlled [37, 38, 39, 40]



^{37.} BL<u>E.</u> BHE are applicable for x16 configuration only.

38. If <u>WE</u> is LOW when CE goes LOW, the outputs remain in the high impedance state.

39. <u>HS</u>B <u>must</u> remain HIGH during Read and Write cycles.

^{40.} CE or WE must be ≥V_{IH} during address transitions.

41. TSOP II package is offered in single CE and BGA package is offered in dual CE options. In this datasheet, for a dual CE device, CE refers to the internal logical combination of CE₁ and CE₂ such that when CE₁ is LOW and CE₂ is HIGH, CE is LOW. For all other cases CE is HIGH. Intermediate voltage levels are not permitted on any of the chip enable pins (CE for the single chip enable device; CE₁ and CE₂ for the dual chip enable device).



Address Valid

Address Valid

Total Input

Data Output


Thuc

Address Valid

Thuc

Figure 15. SRAM Write Cycle 2: CE Controlled^[42, 43, 44, 45]

Figure 16. SRAM Write Cycle 3: BHE, BLE Controlled^[42, 43, 44, 45, 47]
(Not applicable for RTC register writes)



- 42. BLE, BHE are applicable for x16 configuration only.
- 43. If $\overline{\text{WE}}$ is LOW when $\overline{\text{CE}}$ goes LOW, the outputs remain in the high impedance state.
- 44. $\overline{\mbox{HSB}}$ must remain HIGH during Read and Write cycles.
- 45. $\overline{\text{CE}}$ or $\overline{\text{WE}}$ must be \geq V_{IH} during address transitions.
- 46. TSOP II package is offered in single \overline{CE} and \overline{BGA} package is offered in dual \overline{CE} options. In this datasheet, for a dual \overline{CE} device, \overline{CE} refers to the internal logical combination of \overline{CE}_1 and \overline{CE}_2 such that when \overline{CE}_1 is LOW and \overline{CE}_2 is HIGH, \overline{CE} is LOW. For all other cases \overline{CE} is HIGH. Intermediate voltage levels are not permitted on any of the chip enable pins (\overline{CE} for the single chip enable device; \overline{CE}_1 and \overline{CE}_2 for the dual chip enable device).
- 47. Only $\overline{\text{CE}}$ and $\overline{\text{WE}}$ controlled writes to RTC registers are allowed. $\overline{\text{BLE}}$ pin must be held LOW before $\overline{\text{CE}}$ or $\overline{\text{WE}}$ pin goes LOW for writes to RTC register.




AutoStore/Power-Up RECALL Characteristics

Over the Operating Range

Parameter	Description	CY14B116K	CY14B116K/CY14B116M			
	25551.	Min	Max	Unit		
t _{HRECALL} [48]	Power-Up RECALL duration	-	30	ms		
t _{STORE} [49]	STORE cycle duration	-	8	ms		
t _{DELAY} [50, 51]	Time allowed to complete SRAM write cycle	-	25	ns		
V _{SWITCH}	Low voltage trigger level	_	2.65	V		
t _{VCCRISE} [51]	V _{CC} rise time	150	_	μS		
V _{HDIS} ^[51]	HSB output disable voltage	-	1.9	V		
t _{LZHSB} ^[51]	HSB to output active time	-	5	μS		
t _{HHHD} ^[51]	HSB HIGH active time	_	500	ns		

Figure 17. AutoStore or Power-Up RECALL^[52]



- 48. t_{HRECALL} starts from the time V_{CC} rises above V_{SWITCH} .
- 49. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place.
- 50. On a Hardware STORE and AutoStore initiation, SRAM write operation continues to be enabled for time $t_{\mbox{\scriptsize DELAY}}$.
- 51. These parameters are only guaranteed by design and are not tested.
- 52. Read and Write cycles are ignored during STORE, RECALL, and while V_{CC} is below V_{SWITCH} .
- 53. During power-up and power-down, HSB glitches when HSB pin is pulled up through an external resistor.




Sleep Mode Characteristics

Over the Operating Range

Parameter	Description	CY14B116K/	Unit	
		Min	Max	
t _{WAKE}	Sleep mode exit time (ZZ HIGH to first access after wakeup)	_	30	ms
t _{SLEEP}	Sleep mode enter time (ZZ LOW to CE don't care)	_	8	ms
t _{ZZL}	ZZ active LOW time	50	_	ns
t _{WEZZ}	Last write to Sleep mode entry time	0	-	μS
t _{ZZH}	ZZ active to DQ Hi-Z time	_	70	ns

Figure 18. Sleep Mode^[54]



Note

^{54.} Device initiates sleep routine and enters into Sleep mode after $t_{\mbox{\scriptsize SLEEP}}$ duration.



Software Controlled STORE and RECALL Characteristics

Over the Operating Range^[55, 56]

Parameter	Description	25	ns	45	Unit	
raiailletei	Description	Min	Max	Min	Max	Offic
t _{RC}	STORE/RECALL initiation cycle time	25	_	45	_	ns
t _{SA}	Address setup time	0	_	0	_	ns
t _{CW}	Clock pulse width	20	_	30	_	ns
t _{HA}	Address hold time	0	_	0	_	ns
t _{RECALL}	RECALL duration	_	600	-	600	μS
t _{SS} ^[57, 58]	Soft sequence processing time	_	500	-	500	μS

Figure 19. CE and OE Controlled Software STORE and RECALL Cycle^[56]





Figure 20. AutoStore Enable and Disable Cycle



- 55. The software sequence is clocked with $\overline{\text{CE}}$ controlled or $\overline{\text{OE}}$ controlled reads.
- 56. The six consecutive addresses must be read in the order listed in Table 2. WE must be HIGH during all six consecutive cycles.
- 57. This is the amount of time it takes to take action on a soft sequence command. V_{CC} power must remain high to effectively register command.
- 58. Commands such as STORE and RECALL lock out I/O until operation is complete which further increases this time. See the specific command.
- 59. TSOP II package is offered in single $\overline{\text{CE}}$ and $\overline{\text{BGA}}$ package is offered in dual $\overline{\text{CE}}$ options. In this datasheet, for a dual $\overline{\text{CE}}$ device, $\overline{\text{CE}}$ refers to the internal logical combination of $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ such that when $\overline{\text{CE}}_1$ is LOW and $\overline{\text{CE}}_2$ is HIGH, $\overline{\text{CE}}$ is LOW. For all other cases $\overline{\text{CE}}$ is HIGH. Intermediate voltage levels are not permitted on any of the chip enable pins ($\overline{\text{CE}}$ for the single chip enable device; $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ for the dual chip enable device).
- $60.\,\mathrm{DQ}$ output data at the sixth read may be invalid since the output is disabled at t_{DELAY} time.




Hardware STORE Characteristics

Over the Operating Range

Parameter	Description	CY14B116K	Unit	
Farameter	Description	Min	Max	Oilit
t _{DHSB}	HSB to output active time when write latch not set	-	25	ns
t _{PHSB}	Hardware STORE pulse width	15	-	ns

Figure 21. Hardware STORE Cycle^[61]

Write Latch set



Write Latch not set





Figure 22. Soft Sequence Processing^[62, 63]



- 61. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place.
- 62. This is the amount of time it takes to take action on a soft sequence command. Vcc power must remain high to effectively register a command.
- 63. Commands such as STORE and RECALL lock out I/O until the operation is complete, which further increases this time. See the specific command.
- 64. The TSOP II package is offered in single \overline{CE} and BGA package is offered in dual \overline{CE} options. In this datasheet, for a dual \overline{CE} device, \overline{CE} refers to the internal logical combination of \overline{CE}_1 and \overline{CE}_2 such that when \overline{CE}_1 is LOW and \overline{CE}_2 is HIGH, \overline{CE} is LOW. For all other cases \overline{CE} is HIGH. Intermediate voltage levels are not permitted on any of the chip enable pins (\overline{CE} for the single chip enable device; \overline{CE}_1 and \overline{CE}_2 for the dual chip enable device).



Truth Table For SRAM Operations

HSB should remain HIGH for SRAM Operations.

For ×8 Configuration

Single chip enable option (44-pin TSOP II package)

CE	WE	OE	Inputs and Outputs	Mode	Power
Н	X	Х	High-Z	Deselect/Power-down	Standby
L	Н	L	Data out (DQ ₀ –DQ ₇);	Read	Active
L	Н	Н	High-Z	Output disabled	Active
L	L	Х	Data in (DQ ₀ –DQ ₇);	Write	Active

For ×16 Configuration

Single chip enable option (54-pin TSOP II package)

CE	WE	OE	BLE	BHE	Inputs and Outputs	Mode	Power
Н	Х	X	Х	Х	High-Z	Deselect/Power-down	Standby
L	Х	X	Н	Н	High-Z	Output disabled	Active
L	Н	L	L	L	Data out (DQ ₀ –DQ ₁₅)	Read	Active
L	Н	L	L	Н	Data out (DQ ₀ –DQ ₇); DQ ₈ –DQ ₁₅ in High-Z	Read	Active
L	Н	L	Н	L	Data out (DQ ₈ –DQ ₁₅); DQ ₀ –DQ ₇ in High-Z	Read	Active
L	Н	Н	Х	Х	High-Z	Output disabled	Active
L	L	Х	L	L	Data in (DQ ₀ –DQ ₁₅)	Write	Active
L	L	Х	L	Н	Data in (DQ ₀ –DQ ₇); DQ ₈ –DQ ₁₅ in High-Z	Write	Active
L	L	Х	Н	L	Data in (DQ ₈ –DQ ₁₅); DQ ₀ –DQ ₇ in High-Z	Write	Active



For ×16 Configuration

Dual chip enable option (165-ball FBGA package)

CE ₁	CE ₂	WE	OE	BLE	BHE	Inputs and Outputs	Mode	Power
Н	X	X	X	X	Χ	High-Z	Deselect/Power-down	Standby
Х	L	Х	X	Х	Х	High-Z	Deselect/Power-down	Standby
L	Н	Х	X	Н	Η	High-Z	Output disabled	Active
L	Н	Н	L	L	L	Data out (DQ ₀ –DQ ₁₅)	Read	Active
L	Н	Н	L	L	Н	Data out (DQ ₀ –DQ ₇); DQ ₈ –DQ ₁₅ in High-Z	Read	Active
L	Н	Н	L	Н	L	Data out (DQ ₈ –DQ ₁₅); DQ ₀ –DQ ₇ in High-Z	Read	Active
L	Н	Н	Н	Х	Χ	High-Z	Output disabled	Active
L	Н	L	Х	L	L	Data in (DQ ₀ –DQ ₁₅)	Write	Active
L	Н	L	Х	L	Н	Data in (DQ ₀ –DQ ₇); DQ ₈ –DQ ₁₅ in High-Z	Write	Active
L	Н	L	Х	Н	L	Data in (DQ ₈ –DQ ₁₅); DQ ₀ –DQ ₇ in High-Z	Write	Active



Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
25	CY14B116K-ZS25XI	51-85087	44-pin TSOP II	Industrial
	CY14B116K-ZS25XIT	51-85087	44-pin TSOP II	
	CY14B116M-ZSP25XI	51-85160	54-pin TSOP II	
45	CY14B116K-ZS45XI	51-85087	44-pin TSOP II	
	CY14B116K-ZS45XIT	51-85087	44-pin TSOP II	
	CY14B116M-BZ45XI	51-85195	165-ball FBGA	

All parts are Pb-free. Contact your local Cypress sales representative for availability of these parts.


Ordering Code Definition

CY14 B 116 K - ZS 25 X I T Option: T - Tape & Reel Blank - Std. Temperature: I - Industrial (-40 to 85 °C) Pb-free Speed: 25 - 25 ns 45 - 45 ns Package: ZS - 44-TSOP II ZSP - 54-TSOP II Data Bus: K - ×8 + RTC BZ - 165-FBGA M - ×16 + RTC Density: 116 - 16-Mbit Voltage: B - 3.0 V 14 - nvSRAM Cypress



Package Diagrams


Figure 23. 44-Pin TSOP II Package Outline (51-85087)





Package Diagrams (continued)

Figure 24. 54-Pin TSOP II Package Outline (51-85160)





51-85160 *E




Package Diagrams (continued)

Figure 25. 165-ball FBGA (15 mm × 17 mm × 1.40 mm) Package Outline (51-85195)







51-85195 *C



Acronyms

Acronym	Description
BCD	Binary coded decimal
CMOS	Complementary Metal Oxide Semiconductor
EIA	Electronic Industries Alliance
FBGA	Fine-Pitch Ball Grid Array
I/O	Input/Output
JESD	JEDEC Standards
nvSRAM	nonvolatile Static Random Access Memory
RoHS	Restriction of Hazardous Substances
RTC	Real time clock
RWI	Read and Write Inhibited
TSOP II	Thin Small Outline Package

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
Hz	hertz
Kbit	kilobit
kHz	kilohertz
kΩ	kilohm
μΑ	microampere
mA	milliampere
μF	microfarad
Mbit	megabit
MHz	megahertz
μS	microsecond
ms	millisecond
ns	nanosecond
Ω	ohm
pF	picofarad
V	volt
W	watt

All errata for this product are fixed, effective date code 1431 (YY=14, WW=31). For more information, refer to datasheet 001-67786 Rev. *G or contact Cypress Technical Support at http://www.cypress.com/support.



Document History Page

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	3188189	GVCH	03/04/2011	New datasheet
*A	3457528	GVCH	12/13/2011	Datasheet status changed from "Advance" to "Preliminary" Pin Diagrams: Updated Figure 3 and Figure 3 Table 1: Updated ZZ pin description Added footnote 7 and 13 I _{CC1} parameter spec value changed from 70 mA to 95 mA and 50 mA to 75 mA for 25 ns and 45 ns access speed respectively. I _{CC3} parameter spec value changed from 35 mA to 50 mA I _{CC4} parameter spec value changed from 10 mA to 6 mA I _{SB} parameter spec value changed from 500 uA to 750 uA Added V _{CAP} value for CY14C116X Changed V _{CAP} typ value from 27 uF to 22 uF Added Thermal Resistance values Added footnote 20 and 32 RTC Characteristics: Updated I _{BAK} and V _{RTCcap} parameter spec values Changed t _{HRECALL} parameter spec value from 40 ms to 60 ms for CY14C116 and from 20 ms to 30 ms for CY14B116X/CY14E116X. Changed t _{WAKE} parameter spec value from 40 ms to 60 ms for CY14C116 and from 20 ms to 30 ms for CY14B116X/CY14E116X. t _{RECALL} spec value changed from 300 us to 600 us t _{SS} spec value changed from 200 us to 500 us Updated Ordering Information Package Diagrams: Updated 165-FBGA package diagram
*B	3514357	ZSK	02/07/2012	No technical updates.
*C	3944873	GVCH	03/26/2013	Removed 2.5 V and 5 V operating range voltage support Removed \times 32 configuration support Added 54 - pin TSOP II package Added Figure 5 (Sleep Mode (ZZ) Flow Diagram) Updated Real Time Clock Operation description Updated Maximum Ratings (Changed "Ambient temperature with power applied" to "Maximum junction temperature"). Changed C_{IN} and C_{OUT} value from 7 pF to 8 pF Changed V_{IH} max spec value from V_{CC} + 0.3 V to V_{CC} + 0.5 V Added V_{VCAP} parameter spec Added footnote 21 Changed $V_{BAKFAIL}$ spec max value from 2.0 V to 2.2 V Changed T_{RTCp} max value from 350 μ s to 1 ms. Updated t_{ZZL} parameter spec value from 15 ns to 50 ns Added Figure 18 Added footnote 54



Document History Page (continued)

ocument ocument	Title: CY14B Number: 00	3116K/CY14 1-67786	B116M, 16-Mbi	t (2048 K × 8/1024 K × 16) nvSRAM with Real Time Clock
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*D	4260504	GVCH	01/24/2014	Modified Logic Block Diagram for more clarity. Updated AutoStore Operation (Power-Down): Removed sentence "The HSB signal is monitored by the system to detect if an AutoStore cycle is in progress." Modified Figure 5 for more clarity. Added note in Watchdog Timer and Table 7 (Watchdog Timer section) to clarify additional delay at the start of countdown. Added PCB Design Considerations for RTC Added ISB max spec value for 45 ns access speed Changed V_{CAP} min spec value from 20 μF to 19.8 μF Added thermal resistance values for 54-TSOP II package Added footnote 30 Updated Figure 18 for more clarity Changed V_{ZZH} max spec value from 20 ns to 70 ns.
*E	4366689	GVCH	05/01/2014	Updated Sleep Mode: Updated description. Updated Thermal Resistance values Added Note 17 and 30. Added . Updated in new template.
*F	4417851	GVCH	06/24/2014	DC Electrical Characteristics: Added R bit set to '0' to I _{SB} test condition Added footnote 18 Updated maximum value of V _{VCAP} parameter from 4.5 V to 5.0 V Capacitance: Updated C _{IN} and C _{OUT} value from 8 pF to 10 pF for 165-FBGA package Added C _{IO} parameter.
*G	4432183	GVCH	07/07/2014	DC Electrical Characteristics: Updated maximum value of V_{CAP} parameter from 120.0 μF to 82.0 μF
*H	4456803	ZSK	07/31/2014	Removed Errata section. Added a note at the end of the document mentioning when the errata items were fixed.
*	4562106	GVCH	11/05/2014	Added related documentation hyperlink in page 1. Updated package diagram 51-85160 to current revision
*J	4616093	GVCH	01/07/2015	Changed datasheet status from Preliminary to Final.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2011-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 001-67786 Rev. *J

Revised January 7, 2015

Page 42 of 42