

Static @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	40			V	V _{GS} = 0V, I _D = 250µA
$\Delta V_{(BR)DSS} / \Delta T_J$	Breakdown Voltage Temp. Coefficient		0.035		V/°C	Reference to 25°C, I_D = 5mA \bigcirc
	Static Drain-to-Source On-Resistance		1.0	1.4	mo	V _{GS} = 10V, I _D = 200A ⑤
R _{DS(on)}			1.2	1.7		V _{GS} = 4.5V, I _D = 180A ⑤
V _{GS(th)}	Gate Threshold Voltage	1.0		2.5	V	V _{DS} = V _{GS} , I _D = 250µA
gfs	Forward Trans conductance	370			S	V _{DS} = 10V, I _D = 220A
R _G	Gate Resistance		1.9		Ω	
I _{DSS}	Drain-to-Source Leakage Current			20	μA	$V_{DS} = 40V, V_{GS} = 0V$
				250		V _{DS} = 40V,V _{GS} = 0V,T _J =125°C
I _{GSS}	Gate-to-Source Forward Leakage Gate-to-Source Reverse Leakage			100	nA	V _{GS} = 20V
				-100	ПА	V _{GS} = -20V

Dynamic Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter Continuous Source Current	Min.	Тур.	Max.	Units	Conditions MOSFET symbol
Diode Char						
Coss eff.(TR)	Effective Output Capacitance (Time Related)		3060			V_{GS} = 0V, V_{DS} = 0V to 32V®
Coss eff.(ER)	Effective Output Capacitance (Energy Related)		2520			V_{GS} = 0V, V_{DS} = 0V to 32V \odot
C _{rss}	Reverse Transfer Capacitance		1100		pF	<i>f</i> = 1.0MHz
C _{oss}	Output Capacitance		2030			V _{DS} = 40V
C _{iss}	Input Capacitance		10990			V _{GS} = 0V
t _f	Fall Time		200			V _{GS} = 4.5V ^⑤
d(off)	Turn-Off Delay Time		94		ns	$R_{G} = 2.7\Omega$
- (OT) -	Rise Time		590			$I_{\rm D} = 220 {\rm A}$
d(on)	Turn-On Delay Time		71			V _{DD} = 26V
Q _{sync}	Total Gate Charge Sync. (Q _a - Q _{ad})		49			
Q _{gd}	Gate-to-Drain Charge		71		nC	V _{GS} = 4.5V⑤
Q _{gs}	Gate-to-Source Charge		32			V _{DS} = 20V
2 _g	Total Gate Charge		120	180		I _D = 170A


ls	Continuous Source Current (Body Diode)			380 ①	-	MOSFET symbol showing the
I _{SM}	Pulsed Source Current (Body Diode) ②			1540	A	integral reverse p-n junction diode.
V_{SD}	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C, I_S = 200A, V_{GS} = 0V$ (5)
4	Boyeroo Boooyery Timo		46		-	$T_{\rm J} = 25^{\circ}C \qquad V_{\rm DD} = 34V$
t _{rr}	Reverse Recovery Time		49		ns	$T_{J} = 125^{\circ}C$ I _F = 220A,
0	Boyeroo Boooyery Charge		100		nC	<u>T_J = 25°C</u> di/dt = 100A/µs ⑤
Q _{rr}	Reverse Recovery Charge		110			<u>T」= 125°C</u>
I _{RRM}	Reverse Recovery Current		3.7		Α	$T_{J} = 25^{\circ}C$
t _{on}	Forward Turn-On Time	Intrinsic	turn-or	n time is	negligi	ble (turn-on is dominated by $L_{S}+L_{D}$)


Notes:


① Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 240A. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements.

- $\ensuremath{\mathbb{C}}$ Repetitive rating; pulse width limited by max. junction temperature.
- $\$ Limited by T_{Jmax}, starting T_J = 25°C, L = 0.010mH, R_G = 25 Ω , I_{AS} = 220A, V_{GS} =10V. Part not recommended for use above this value.
- $\label{eq:ISD} \textcircled{4mu} I_{SD} \leq 220 A, \ di/dt \leq 1240 A/\mu s, \ V_{DD} \leq V_{(BR)DSS}, \ T_J \leq 175^\circ C.$
- (5) Pulse width \leq 400µs; duty cycle \leq 2%.
- 6 Coss eff. (TR) is a fixed capacitance that gives the same charging time as Coss while VDS is rising from 0 to 80% VDSS.
- ⑦ Coss eff. (ER) is a fixed capacitance that gives the same energy as Coss while VDS is rising from 0 to 80% VDSS.
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994
- $\circledast \ R_{\theta JC}$ value shown is at time zero









 V_{GS} , Gate-to-Source Voltage (V)

Fig. 3 Typical Transfer Characteristics




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage






Fig. 2 Typical Output Characteristics








Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage



1000 I_{SD}, Reverse Drain Current (A) _T_J = 175°C 100 Тj = 25°C 10 GS = 0V 1.0 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 V_{SD}, Source-to-Drain Voltage (V)

Fig. 7 Typical Source-to-Drain Diode




Fig 9. Maximum Drain Current vs. Case Temperature




Fig 11. Typical Coss Stored Energy

AUIRLS3034-7P




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage




Fig 12. Maximum Avalanche Energy vs. Drain Current

infineon

AUIRLS3034-7P




Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case





Fig 14. Avalanche Current vs. Pulse width





Notes on Repetitive Avalanche Curves , Figures 14, 15: (For further info, see AN-1005 at www.infineon.com)

- Avalanche failures assumption: Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax}. This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long as Tjmax is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 22a, 22b.
- 4. PD (ave) = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. Iav = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 13, 14).
 - tav = Average time in avalanche.
 - D = Duty cycle in avalanche = $t_{av} \cdot f$
 - ZthJC(D, tav) = Transient thermal resistance, see Figures 13)

$$\begin{split} \textbf{P}_{D \;(ave)} &= 1/2 \;(\; \textbf{1.3} \cdot \textbf{BV} \cdot \textbf{I}_{av}) = \Delta T/\; \textbf{Z}_{thJC} \\ \textbf{I}_{av} &= 2\Delta T/\; [\textbf{1.3} \cdot \textbf{BV} \cdot \textbf{Z}_{th}] \\ \textbf{E}_{AS\;(AR)} &= \textbf{P}_{D\;(ave)} \cdot \textbf{t}_{av} \end{split}$$






Fig 16. Threshold Voltage vs. Temperature






Fig. 18 - Typical Recovery Current vs. dif/dt











Fig. 19 - Typical Stored Charge vs. dif/dt














Fig 22a. Unclamped Inductive Test Circuit




Fig 23a. Switching Time Test Circuit




Fig 24a. Gate Charge Test Circuit







Fig 22b. Unclamped Inductive Waveforms











D²Pak - 7 Pin Package Outline (Dimensions are shown in millimeters (inches))






S Y M	DIMENSIONS						
В	MILLIM	eters	INC	INCHES			
0 L	MIN.	MAX.	MIN.	MAX.	N O T E S		
A	4.06	4.83	.160	.190			
A1	_	0.254	-	.010			
b	0.51	0.99	.020	.036			
b1	0.51	0.89	.020	.032	5		
С	0.38	0.74	.015	.029			
с1	0.38	0.58	.015	.023	5		
c2	1.14	1.65	.045	.065			
D	8.38	9.65	.330	.380	3		
D1	6.86	7.42	.270	.292	4		
E	9.65	10.54	.380	.415	3,4		
E1	6.22	8.48	.245	.334	4		
е	1.27 BSC		.050	.050 BSC			
Н	14.61	15.88	.575	.625			
L	1.78	2.79	.070	.110			
L1	-	1.68	-	.066	4		
L2	-	1.78	-	.070			
L3	0.25	BSC	.010	.010 BSC			

NOTES:

- 1. DIMENSIONING AND TOLERANCING AS PER ASME Y14.5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- (3.) DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.
- 4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.
- 5. DIMENSION 61 AND c1 APPLY TO BASE METAL ONLY.
- 6. DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 7. CONTROLLING DIMENSION: INCH.
- 8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-263CB. EXCEPT FOR DIMS. E, E1 & D1.

D²Pak - 7 Pin Part Marking Information




Note: For the most current drawing please refer to IR website at http://www.irf.com/package/


D²Pak - 7 Pin Tape and Reel

NOTES, TAPE & REEL, LABELLING:

- 1. TAPE AND REEL.
 - 1.1 REEL SIZE 13 INCH DIAMETER.
 - 1.2 EACH REEL CONTAINING 800 DEVICES.
 - 1.3 THERE SHALL BE A MINIMUM OF 42 SEALED POCKETS CONTAINED IN THE LEADER AND A MINIMUM OF 15 SEALED POCKETS IN THE TRAILER.
 - 1.4 PEEL STRENGTH MUST CONFORM TO THE SPEC. NO. 71-9667.
 - 1.5 PART ORIENTATION SHALL BE AS SHOWN BELOW.
 - 1.6 REEL MAY CONTAIN A MAXIMUM OF TWO UNIQUE LOT CODE/DATE CODE COMBINATIONS. REWORKED REELS MAY CONTAIN A MAXIMUM OF THREE UNIQUE LOT CODE/DATE CODE COMBINATIONS. HOWEVER, THE LOT CODES AND DATE CODES WITH THEIR RESPECTIVE QUANTITIES SHALL APPEAR ON THE BAR CODE LABEL FOR THE AFFECTED REEL.

- 2. LABELLING (REEL AND SHIPPING BAG).
 - 2.1 CUST. PART NUMBER (BAR CODE): IRFXXXXSTRL-7P
 - 2.2 CUST. PART NUMBER (TEXT CODE): IRFXXXXSTRL-7P
 - 2.3 I.R. PART NUMBER: IRFXXXXSTRL-7P
 - 2.4 QUANTITY:
 - 2.5 VENDOR CODE: IR
 - 2.6 LOT CODE:
 - 2.7 DATE CODE:





Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



Qualification Information

Qualification Level		Automotive (per AEC-Q101)				
		Comments: This part number(s) passed Automotive qualification. Infineon's Industrial and Consumer qualification level is granted by extension of the higher Automotive level.				
Moisture Sensitivity Level		D ² -Pak 7 Pin MSL1				
	Machine Model	Class M4 (+/- 800V) [†]				
		AEC-Q101-002				
	Human Bady Madal	Class H3A (+/- 6000V) [†]				
ESD	Human Body Model	AEC-Q101-001				
	Charged Device Medal	Class C5 (+/- 2000V) [†]				
	Charged Device Model	AEC-Q101-005				
RoHS Compliant		Yes				

† Highest passing voltage.

Revision History

Date	Comments				
	Added "Logic Level Gate Drive" bullet in the features section on page 1				
4/2/2014	Updated part marking on page 8				
4/2/2014	 Updated typo on the fig.19 and fig.20, unit of y-axis from "A" to "nC" on page 6. 				
	Updated data sheet with new IR corporate template				
11/4/2015	Updated datasheet with corporate template				
11/4/2015	Corrected ordering table on page 1.				

Published by Infineon Technologies AG 81726 München, Germany © Infineon Technologies AG 2015 All Rights Reserved.

IMPORTANT NOTICE

The information given in this document shall in <u>no event</u> be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (<u>www.infineon.com</u>).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may <u>not</u> be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.