


Absolute Maximum Ratings

Operating Temperature55°C to +125°C	
Storage Temperature65°C to +150°C	
Voltage on Any Pin with Respect to Ground1.0V to +7.0V	
Maximum Operating Voltage 6.25V	
DC Output Current 5.0 mA	

Figure 2-1. Block Diagram

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



AT24C16B

2

3. Pin Description

SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device.

SERIAL DATA (SDA): The SDA pin is bidirectional for serial data transfer. This pin is opendrain driven and may be wire-ORed with any number of other open-drain or open-collector devices.

DEVICE/PAGE ADDRESSES: The AT24C16B does not use the device address pins, which limits the number of devices on a single bus to one.

WRITE PROTECT (WP): The AT24C16B has a write protect pin that provides hardware data protection. The write protect pin allows normal read/write operations when connected to ground (GND). When the write protect pin is connected to V_{CC} , the write protection feature is enabled and operates as shown in Table 3-1.

WP Pin	Part of the Array Protected
Status	24C16B
At V _{CC}	Full (16K) Array
At GND	Normal Read/Write Operations

Table 3-1. Write Protect

4. Memory Organization

AT24C16B, 16K SERIAL EEPROM: Internally organized with 128 pages of 16 bytes each, the 16K requires an 11-bit data word address for random word addressing.





Table 4-1.Pin Capacitance⁽¹⁾

Applicable over recommended operating range from $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = +1.8V$

Symbol	Test Condition	Мах	Units	Conditions
C _{I/O}	Input/Output Capacitance (SDA)	8	pF	$V_{I/O} = 0V$
C _{IN}	Input Capacitance (SCL)	6	pF	$V_{IN} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.

Table 4-2.DC Characteristics

Applicable over recommended operating range from: $T_{AI} = -40^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = +1.8V$ to +5.5V (unless otherwise noted)

Symbol	Parameter	Test Condition	Test Condition		Тур	Max	Units
V _{CC1}	Supply Voltage			1.8		5.5	V
I _{CC1}	Supply Current	$V_{\rm CC} = 5.0 V$	READ at 400 kHz		1.0	2.0	mA
I _{CC2}	Supply Current	$V_{\rm CC} = 5.0 V$	WRITE at 400 kHz		2.0	3.0	mA
I _{SB1} Standby Current (1.8V option)	V _{CC} = 1.8V				1.0	μA	
		$V_{\rm IN} = V_{\rm CC} \text{ or } V_{\rm SS}$			6.0		
I _{LI}	Input Leakage Current V _{CC} = 5.0V	$V_{IN} = V_{CC} \text{ or } V_{SS}$			0.10	3.0	μA
I _{LO}	Output Leakage Current V _{CC} = 5.0V	$V_{OUT} = V_{CC} \text{ or } V$	SS		0.05	3.0	μA
V _{IL}	Input Low Level ⁽¹⁾			-0.6		V _{CC} x 0.3	V
V _{IH}	Input High Level ⁽¹⁾					V _{CC} + 0.5	V
V _{OL1}	Output Low Level	V _{CC} = 1.8V	I _{OL} = 0.15 mA			0.2	V
V _{OL2}	Output Low Level	V _{CC} = 3.0V	I _{OL} = 2.1 mA			0.4	V

Notes: 1. V_{IL} min and V_{IH} max are reference only and are not tested.

4

Table 4-3. AC Characteristics (Industrial Temperature)

Applicable over recommended operating range from $T_{AI} = -40^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = +1.8V$ to +5.5V, CL = 100 pF (unless otherwise noted). Test conditions are listed in Note 2.

			1.8-volt		2.5, 5.0-volt	
Symbol	Parameter	Min	Мах	Min	Max	Units
f _{SCL}	Clock Frequency, SCL		400		1000	kHz
t _{LOW}	Clock Pulse Width Low	1.3		0.4		μs
t _{HIGH}	Clock Pulse Width High	0.6		0.4		μs
t _{AA}	Clock Low to Data Out Valid	0.05	0.9	0.05	0.55	μs
t _{BUF}	Time the bus must be free before a new transmission can $\mbox{start}^{(1)}$	1.3		0.5		μs
t _{HD.STA}	Start Hold Time	0.6		0.25		μs
t _{SU.STA}	Start Set-up Time	0.6		0.25		μs
t _{HD.DAT}	Data In Hold Time			0		μs
t _{SU.DAT}	Data In Set-up Time	100		100		ns
t _R	Inputs Rise Time ⁽¹⁾ 0.3		0.3	μs		
t _F	Inputs Fall Time ⁽¹⁾		300		100	ns
t _{SU.STO}	Stop Set-up Time	0.6		0.25		μs
t _{DH}	Data Out Hold Time			50		ns
t _{WR}	Write Cycle Time		5		5	ms
Endurance ⁽¹⁾	25°C, Page Mode, 3.3V	1,000,000				Write Cycles

Notes: 1. This parameter is characterized and is not 100% tested.

2. AC measurement conditions:

 $\begin{array}{l} \mathsf{R}_{\mathsf{L}} \mbox{ (connects to V_{CC}): $1.3 k\Omega$ (2.5V, 5.0V), $10 k\Omega$ (1.8V) Input pulse voltages: $0.3 V_{CC} to $0.7 V_{CC} Input rise and fall times: $\leq 50 ns$ Input and output timing reference voltages: $0.5 V_{CC} } \end{array}$





5. Device Operation

CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see Figure 7-2 on page 8). Data changes during SCL high periods will indicate a start or stop condition as defined below.

START CONDITION: A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (see Figure 7-3 on page 8).


STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (see Figure 7-3 on page 8).

ACKNOWLEDGE: All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a zero to acknowledge that it has received each word. This happens during the ninth clock cycle.

STANDBY MODE: The AT24C16B features a low-power standby mode which is enabled: (a) upon power-up and (b) after the receipt of the STOP bit and the completion of any internal operations.

2-WIRE SOFTWARE RESET: After an interruption in protocol, power loss or system reset, any 2-wire part can be protocol reset by following these steps:

- 1. Create a start bit condition.
- 2. Clock 9 cycles.
- 3. Create another start bit followed by stop bit condition as shown below.



AT24C16B

6

6. Bus Timing






Figure 6-1. SCL: Serial Clock, SDA: Serial Data I/O[®]

7. Write Cycle Timing






Note: 1. The write cycle time t_{WR} is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.







AT24C16B

8

8. Device Addressing

The 16K EEPROM device requires an 8-bit device address word following a start condition to enable the chip for a read or write operation (refer to Figure 10-1).

The device address word consists of a mandatory one, zero sequence for the first four most significant bits as shown. This is common to all the EEPROM devices.

The next 3 bits used for memory page addressing and are the most significant bits of the data word address which follows.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

Upon a compare of the device address, the EEPROM will output a zero. If a compare is not made, the chip will return to a standby state.

9. Write Operations

BYTE WRITE: A write operation requires an 8-bit data word address following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a zero and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally timed write cycle, t_{WR} , to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete (see Figure 10-2 on page 11).

PAGE WRITE: The 16K EEPROM is capable of an 16-byte page write.

A page write is initiated the same as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to fifteen data words. The EEPROM will respond with a zero after each data word received. The microcontroller must terminate the page write sequence with a stop condition (see Figure 10-3 on page 11).

The data word address lower three bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than sixteen data words are transmitted to the EEPROM, the data word address will "roll over" and previous data will be overwritten.

ACKNOWLEDGE POLLING: Once the internally timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a zero allowing the read or write sequence to continue.





10. Read Operations

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to one. There are three read operations: current address read, random address read and sequential read.

CURRENT ADDRESS READ: The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address "roll over" during read is from the last byte of the last memory page to the first byte of the first page. The address "roll over" during write is from the last byte of the current page to the first byte of the same page.

Once the device address with the read/write select bit set to one is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an input zero but does generate a following stop condition (see Figure 10-4 on page 11).

RANDOM READ: A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a zero but does generate a following stop condition (see Figure 10-5 on page 12).

SEQUENTIAL READ: Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a zero but does generate a following stop condition (see Figure 10-6 on page 12).

Figure 10-1. Device Address

							_	
16K	1	0	1	0	P_2	P_1	P₀	R/W
	MSE	3					_	LSB

10 **AT24C16B**

Figure 10-2. Byte Write




Figure 10-3. Page Write





Figure 10-4. Current Address Read





Downloaded from Arrow.com.



Figure 10-5. Random Read





Figure 10-6. Sequential Read



12 AT24C16B

AT24C16B Ordering Information

Ordering Codes	Voltage	Package	Operating Range			
AT24C16B-PU (Bulk Form Only)	1.8	8P3				
AT24C16BN-SH-B ⁽¹⁾ (NiPdAu Lead Finish)	1.8	8S1				
AT24C16BN-SH-T ⁽²⁾ (NiPdAu Lead Finish)	1.8	8S1				
AT24C16B-TH-B ⁽¹⁾ (NiPdAu Lead Finish)	1.8	8A2	Lead-Free/Halogen-Free			
AT24C16B-TH-T ⁽²⁾ (NiPdAu Lead Finish)	1.8	8A2	Industrial Temperature			
AT24C16BY6-YH-T ⁽²⁾ (NiPdAu Lead Finish)	1.8	8Y6	(-40°C to 85°C)			
AT24C16BD3-DH-T ⁽²⁾ (NiPdAu Lead Finish)	1.8	8D3				
AT24C16BTSU-T ⁽²⁾	1.8	5TS1				
AT24C16BU3-UU-T ⁽²⁾	1.8	8U3-1				
AT24C16B-W-11 ⁽³⁾	1.8	Die Sales	Industrial Temperature (-40°C to 85°C)			

Notes: 1. "-B" denotes bulk.

2. "-T" denotes tape and reel. SOIC = 4K per reel. TSSOP, Ultra Thin Mini MAP, SOT23, dBGA2 = 5K per reel.

3. Available in tape and reel, and wafer form; order as SL788 for inkless wafer form. Bumped die available upon request. Please contact Serial Interface Marketing.

	Package Type				
8P3	8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)				
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)				
8A2	8-lead, 4.4 mm Body, Plastic Thin Shrink Small Outline Package (TSSOP)				
8Y6	8-lead, 2.0 mm x 3.00 mm Body, 0.50 mm Pitch, Ultra Thin Mini-MAP, Dual No Lead Package (DFN), (MLP 2x3 mm)				
5TS1	5-lead, 2.90 mm x 1.60 mm Body, Plastic Thin Shrink Small Outline Package (SOT23)				
8U3-1	8-ball, die Ball Grid Array Package (dBGA2)				
8D3	8-lead, 1.80 mm x 2.20 mm Body, Ultra Lead Frame Land Grid Array (ULA)				
	Options				
-1.8	Low-voltage (1.8V to 5.5V)				





11. Part Marking

11.1 8-PDIP

```
Seal Year
TOP MARK
                  | Seal Week
                  |----|----|----|----|
   A T M L U Y W W
  |---|---|---|---|
  1 6 B 1
  |---|---|---|---|
  * Lot Number
  |---|---|---|---|
   Pin 1 Indicator (Dot)
Y = SEAL YEAR
               WW = SEAL WEEK
6: 2006 0: 2010 02 = Week 2
7: 2007 1: 2011
               04 = Week 4
8: 2008 2: 2012
               :: : :::: :
9: 2009 3: 2013
                :: : :::: ::
                50 = Week 50
                52 = Week 52
```

Lot Number to Use ALL Characters in Marking

BOTTOM MARK

No Bottom Mark

11.2 8-SOIC

Seal Year TOP MARK | Seal Week |---|---|---|---|---| A T M L H Y W W |---|---|---|---| 1 1 6 B |---|---|---|---| * Lot Number |---|---|---|---| Pin 1 Indicator (Dot) Y = SEAL YEAR WW = SEAL WEEK 6: 2006 0: 2010 02 = Week 2 7: 2007 1: 2011 04 = Week 42: 2012 8: 2008 :: : :::: : 9: 2009 3: 2013 :: : :::: :: 50 = Week 5052 = Week 52

Lot Number to Use ALL Characters in Marking

BOTTOM MARK

No Bottom Mark





11.3 8-TSSOP

```
TOP MARK
```

```
Pin 1 Indicator (Dot)
|
    |---|---|
    * H Y W W
|---|---|---|
    1 6 B 1
|---|---|
```

BOTTOM MARK

```
|---|---|---|---|---|

P H

|---|---|---|---|---|

A A A A A A A

|---|---|---|---|---|

<- Pin 1 Indicator
```

Y =	SEAL	YEAR		WW = SEAL WEEK
6:	2006	0:	2010	02 = Week 2
7:	2007	1:	2011	04 = Week 4
8:	2008	2:	2012	:: : :::: :
9:	2009	3:	2013	:: : :::: ::
				50 = Week 50
				52 = Week 52

11.4 8-Ultra Thin Mini-Map

```
TOP MARK
          |---|---|
           1 6 B
          |---|---|
           Н 1
          |---|---|
           Y X X
          |---|---|
            *
            Pin 1 Indicator (Dot)
Y = YEAR OF ASSEMBLY
XX = ATMEL LOT NUMBER TO COORESPOND WITH
NSEB TRACE CODE LOG BOOK.
(e.g. XX = AA, AB, AC, ... AX, AY, AZ)
Y = SEAL YEAR
6: 2006
        0: 2010
7: 2007 1: 2011
 8: 2008
         2: 2012
 9: 2009
        3: 2013
TOP MARK
```

```
|---|---|
          1 6 B
         |---|---|
          У Х
                 Х
         |---|---|
           *
           Pin 1 Indicator (Dot)
 Y = BUILD YEAR
2006 = 6 2008 = 8
2007 = 7
            Etc. . .
 XX = ATMEL LOT NUMBER TO COORESPOND WITH
      NSEB TRACE CODE LOG BOOK.
  (e.g. XX = AA, AB, AC,...AX, AY, AZ)
```



11.5 8-ULA



11.6 dBGA2


TOP MARK LINE 1----> 16BU LINE 2----> PYMTC |<-- Pin 1 This Corner</pre> P = COUNTRY OF ORIGIN Y = ONE DIGIT YEAR CODE 4: 2004 7: 2007 5: 2005 8: 2008 6: 2006 9: 2009 M = SEAL MONTH (USE ALPHA DESIGNATOR A-L)A = JANUARYB = FEBRUARY J = OCTOBER K = NOVEMBER L = DECEMBERTC = TRACE CODE (ATMEL LOT NUMBERS TO CORRESPOND WITH ATK TRACE CODE LOG BOOK)

11.7 SOT23

```
TOP MARK
|---|---|---|
Line 1 ----> 1 6 B 1 U
|---|---|---|
*
XXX = Device
V = Voltage Indicator
U = Material Set
Pin 1 Indicator (Dot)
BOTTOM MARK
|---|---|
ҮМТС
|---|---|
Y = One Digit Year Code
M = Seal Month
(Use Alpha Designator A-L)
TC = Trace Code
```

12. Packaging Information


12.1 8P3 - PDIP








12.2 8S1 – JEDEC SOIC



20

AT24C16B


12.3 8A2 – TSSOP








12.4 8Y6 - Mini Map



AT24C16B

12.5 5TS1 - SOT23




5175E-SEEPR-3/09

Downloaded from Arrow.com.




12.6 8U3-1 - dBGA2



AT24C16B

12.7 8D3 - ULA







13. Revision History

Lit No.	Date	Comment			
5175E	7/2012	Not recommended for new design. Use AT24C16C.			
5175E	3/2009	nanged the Vcc to 5.5V in the test condition for Isb1			
5175D	6/2008	Deleted A0, A1, A2 pin-outs			
5175C	11/2007	AT24C16B product with date code 742 or later supports 5Vcc operation Added ULA package information			
5175B	4/2007	Removed reference to Waffle Pack Corrected Note 3 on Page 13 Added lines to Ordering Code table			
5175A	3/2007	Initial document release			



Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site www.atmel.com *Technical Support* s_eeprom@atmel.com Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, or warranted for use as components in applications intended to support or sustain life.

©2009 Atmel Corporation. All rights reserved. Atmel[®], Atmel logo and combinations thereof and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.