TABLE OF CONTENTS

Features	1
Applications	1
Pin Configuration	1
General Description	1
Revision History	2
Specifications	3
ADR391 Electrical Characteristics	3
ADR392 Electrical Characteristics	4
ADR395 Electrical Characteristics	5
Absolute Maximum Ratings	6
Thermal Resistance	6

REVISION HISTORY

10/09—Rev. G to Rev. H	
Deleted ADR390Univer	sal
Changes to Ordering Guide Section	18

2/08—Rev. F to Rev. G

Changes to Ripple Rejection Ration Parameter (Table 2).	
Changes to Ripple Rejection Ration Parameter (Table 3).	
Changes to Ripple Rejection Ration Parameter (Table 4).	5
Changes to Ripple Rejection Ration Parameter (Table 5).	6
Changes to Figure 7	9
Changes to Outline Dimensions	19
Changes to Ordering Guide	19

5/05—Rev. E to Rev. F

Changes to Table 57	,
Changes to Figure 29)

4/04—Rev. D to Rev. E

Changes to ADR390—Specifications	3
Changes to ADR391-Specifications	4
Changes to ADR392—Specifications	5
Changes to ADR395-Specifications	6

4/04—Rev. C to Rev. D

Updated FormatUniversal	
Changes to Title	
Changes to Features	
Changes to Applications 1	
Changes to General Description1	
Changes to Table 11	
Changes to ADR390—Specifications	
Changes to ADR391—Specifications	:

ESD Caution	.6
Гуріcal Performance Characteristics	.7
Ferminology1	3
Гheory of Operation1	4
Device Power Dissipation Considerations1	4
Shutdown Mode Operation 1	4
Applications Information1	5
Basic Voltage Reference Connection 1	5
Capacitors1	7
Outline Dimensions 1	8
Ordering Guide 1	.8

10/02—Rev. B to Rev. C

Add parts ADR392 and ADR395	Universal
Changes to Features	1
Changes to General Description	1
Additions to Table I	1
Changes to Specifications	
Changes to Ordering Guide	4
Changes to Absolute Maximum Ratings	
New TPCs 3, 4, 7, 8, 11, 12, 15, 16, 19, and 20	6
New Figures 4 and 5	13
Deleted A Negative Precision Reference	
without Precision Resistors Section	
Edits to General-Purpose Current Source Section	13
Updated Outline Dimensions	

5/02—Rev. A to Rev. B

Edits to Layout	. Universal
Changes to Figure 6	

SPECIFICATIONS Adr391 Electrical characteristics

 $V_{\rm IN}$ = 2.8 V to 15 V, $T_{\rm A}$ = 25°C, unless otherwise noted.

Table 2.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
OUTPUT VOLTAGE	Vo	A grade	2.494	2.5	2.506	V
		B grade	2.496	2.5	2.504	V
INITIAL ACCURACY	VOERR	A grade			6	mV
		A grade			0.24	%
		B grade			4	mV
		B grade			0.16	%
TEMPERATURE COEFFICIENT	TCVo	A grade, $-40^{\circ}C < T_A < +125^{\circ}C$			25	ppm/°C
		B grade, −40°C < T _A < +125°C			9	ppm/°C
SUPPLY VOLTAGE HEADROOM	$V_{\text{IN}} - V_{\text{O}}$		300			mV
LINE REGULATION	$\Delta V_{O}/\Delta V_{IN}$	$V_{IN} = 2.8 \text{ V to } 15 \text{ V}, -40^{\circ}\text{C} < T_A < +125^{\circ}\text{C}$		10	25	ppm/V
LOAD REGULATION	$\Delta V_{O}/\Delta I_{LOAD}$	$I_{LOAD} = 0 \text{ mA to 5 mA}, -40^{\circ}\text{C} < T_A < +85^{\circ}\text{C}, V_{IN} = 3 \text{ V}$			60	ppm/mA
		$I_{LOAD} = 0 \text{ mA to 5 mA}, -40^{\circ}\text{C} < T_A < +125^{\circ}\text{C}, V_{IN} = 3 \text{ V}$			140	ppm/mA
QUIESCENT CURRENT	lin	No load			120	μA
		-40°C < T _A < +125°C			140	μΑ
VOLTAGE NOISE	e _{n p-p}	0.1 Hz to 10 Hz		5		μV p-р
TURN-ON SETTLING TIME	t _R			20		μs
LONG-TERM STABILITY ¹	ΔVo	1000 hours		50		ppm
OUTPUT VOLTAGE HYSTERESIS	ΔV_{O_HYS}			100		ppm
RIPPLE REJECTION RATIO	RRR	$f_{IN} = 60 \text{ Hz}$		-80		dB
SHORT CIRCUIT TO GND	I _{sc}	$V_{IN} = 5 V$		25		mA
		$V_{IN} = 15 V$		30		mA
SHUTDOWN PIN						
Shutdown Supply Current	I _{SHDN}				3	μΑ
Shutdown Logic Input Current	ILOGIC				500	nA
Shutdown Logic Low	VINL				0.8	V
Shutdown Logic High	VINH		2.4			V

¹ The long-term stability specification is noncumulative. The drift of subsequent 1000 hour periods is significantly lower than in the first 1000 hour period.

ADR392 ELECTRICAL CHARACTERISTICS

 $V_{\rm IN}$ = 4.3 V to 15 V, $T_{\rm A}$ = 25°C, unless otherwise noted.

Table 3.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
OUTPUT VOLTAGE	Vo	A grade	4.090	4.096	4.102	V
		B grade	4.091	4.096	4.101	V
INITIAL ACCURACY	VOERR	A grade			6	mV
		A grade			0.15	%
		B grade			5	mV
		B grade			0.12	%
TEMPERATURE COEFFICIENT	TCVo	A grade, $-40^{\circ}C < T_A < +125^{\circ}C$			25	ppm/°C
		B grade, –40°C < T _A < +125°C			9	ppm/°C
SUPPLY VOLTAGE HEADROOM	$V_{\text{IN}} - V_{\text{O}}$		300			mV
LINE REGULATION	$\Delta V_{O}/\Delta V_{IN}$	$V_{IN} = 4.3 \text{ V to } 15 \text{ V}, -40^{\circ}\text{C} < T_A < +125^{\circ}\text{C}$		10	25	ppm/V
LOAD REGULATION	$\Delta V_O / \Delta I_{LOAD}$	$I_{LOAD} = 0 \text{ mA to 5 mA}, -40^{\circ}\text{C} < T_A < +125^{\circ}\text{C}, V_{IN} = 5 \text{ V}$			140	ppm/mA
QUIESCENT CURRENT	lin	No load			120	μA
		-40°C < T _A < +125°C			140	μA
VOLTAGE NOISE	en p-p	0.1 Hz to 10 Hz		7		μV p-p
TURN-ON SETTLING TIME	t _R			20		μs
LONG-TERM STABILITY ¹	ΔVo	1000 hours		50		ppm
OUTPUT VOLTAGE HYSTERESIS	ΔV_{O_HYS}			100		ppm
RIPPLE REJECTION RATIO	RRR	$f_{IN} = 60 \text{ Hz}$		-80		dB
SHORT CIRCUIT TO GND	I _{SC}	$V_{IN} = 5 V$		25		mA
		$V_{IN} = 15 V$		30		mA
SHUTDOWN PIN						
Shutdown Supply Current	ISHDN				3	μA
Shutdown Logic Input Current	ILOGIC				500	nA
Shutdown Logic Low	VINL				0.8	V
Shutdown Logic High	VINH		2.4			V

¹ The long-term stability specification is noncumulative. The drift of subsequent 1000 hour periods is significantly lower than in the first 1000 hour period.

ADR395 ELECTRICAL CHARACTERISTICS

 $V_{\rm IN}$ = 5.3 V to 15 V, $T_{\rm A}$ = 25°C, unless otherwise noted.

Table 4.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
OUTPUT VOLTAGE	Vo	A grade	4.994	5.000	5.006	V
		B grade	4.995	5.000	5.005	V
INITIAL ACCURACY	VOERR	A grade			6	mV
		A grade			0.12	%
		B grade			5	mV
		B grade			0.10	%
TEMPERATURE COEFFICIENT	TCVo	A grade, $-40^{\circ}C < T_A < +125^{\circ}C$			25	ppm/°C
		B grade, –40°C < T _A < +125°C			9	ppm/°C
SUPPLY VOLTAGE HEADROOM	$V_{\text{IN}} - V_{\text{O}}$		300			mV
LINE REGULATION	$\Delta V_0 / \Delta V_{IN}$	$V_{IN} = 4.3 \text{ V to } 15 \text{ V}, -40^{\circ}\text{C} < T_A < +125^{\circ}\text{C}$		10	25	ppm/V
LOAD REGULATION	$\Delta V_{O} / \Delta I_{LOAD}$	$I_{LOAD} = 0 \text{ mA to 5 mA}, -40^{\circ}\text{C} < T_A < +125^{\circ}\text{C}, V_{IN} = 6 \text{ V}$			140	ppm/mA
QUIESCENT CURRENT	lin	No load			120	μA
		-40°C < T _A < +125°C			140	μA
VOLTAGE NOISE	en p-p	0.1 Hz to 10 Hz		8		μV p-p
TURN-ON SETTLING TIME	t _R			20		μs
LONG-TERM STABILITY ¹	ΔVo	1000 hours		50		ppm
OUTPUT VOLTAGE HYSTERESIS	ΔV_{O_HYS}			100		ppm
RIPPLE REJECTION RATIO	RRR	$f_{IN} = 60 \text{ Hz}$		-80		dB
SHORT CIRCUIT TO GND	I _{SC}	$V_{IN} = 5 V$		25		mA
		$V_{IN} = 15 V$		30		mA
SHUTDOWN PIN						
Shutdown Supply Current	ISHDN				3	μA
Shutdown Logic Input Current	ILOGIC				500	nA
Shutdown Logic Low	VINL				0.8	V
Shutdown Logic High	VINH		2.4			V

¹ The long-term stability specification is noncumulative. The drift of subsequent 1000 hour periods is significantly lower than in the first 1000 hour period.

ABSOLUTE MAXIMUM RATINGS

At 25°C, unless otherwise noted.

Table 5.

Parameter	Rating			
Supply Voltage	18 V			
Output Short-Circuit Duration to GND	See derating curves			
Storage Temperature Range	–65°C to +125°C			
Operating Temperature Range	-40°C to +125°C			
Junction Temperature Range	–65°C to +125°C			
Lead Temperature (Soldering, 60 sec)	300°C			

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, for a device soldered in a circuit board for surface-mount packages.

Table 6.

Package Type	Αιθ	οις	Unit	
TSOT (UJ-5)	230	146	°C/W	

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 2. ADR391 Output Voltage (V_{OUT}) vs. Temperature




Figure 3. ADR392 Output Voltage (V_{OUT}) vs. Temperature




Figure 4. ADR395 Output Voltage (Vout) vs. Temperature




Figure 5. ADR391 Supply Current vs. Input Voltage




Figure 6. ADR392 Supply Current vs. Input Voltage







Figure 7. ADR395 Supply Current vs. Input Voltage












Figure 10. ADR395 Load Regulation vs. Temperature





Figure 11. ADR391 Line Regulation vs. Temperature






Figure 13. ADR395 Line Regulation vs. Temperature






Figure 14. ADR391 Minimum Input Voltage (V_{IN}) vs. Load Current




Figure 15. ADR392 Minimum Input Voltage (V_{IN}) vs. Load Current




Figure 16. ADR395 Minimum Input Voltage (V_{IN}) vs. Load Current





Figure 17. ADR391 VOUT Hysteresis Distribution






Figure 19. ADR391 Typical Voltage Noise 0.1 Hz to 10 Hz

VOLTAGE (100µV/DIV)





Figure 20. ADR391 Voltage Noise 10 Hz to 10 kHz



TIME (10µs/DIV) Figure 21. ADR391 Line Transient Response






Figure 22. ADR391 Line Transient Response



TIME (200µs/DIV)

Figure 23. ADR391 Load Transient Response



TIME (200µs/DIV) Figure 24. ADR391 Load Transient Response







Figure 25. ADR391 Load Transient Response




TIME (20µs/DIV) Figure 26. ADR391 Turn-On Response Time at 15 V



TIME (40µs/DIV) Figure 27. ADR391 Turn-Off Response at 15 V




TIME (200µs/DIV) Figure 28. ADR391 Turn-On/Turn-Off Response at 5 V with Capacitance



TIME (200µs/DIV)

Figure 29. ADR391 Turn-On/Turn-Off Response at 5 V with Resistor Load



TIME (200µs/DIV)

Figure 30. ADR391 Turn-On/Turn-Off Response at 5 V




Figure 31. Ripple Rejection vs. Frequency




Figure 32. Output Impedance vs. Frequency

TERMINOLOGY

Temperature Coefficient

The change of output voltage with respect to operating temperature changes normalized by the output voltage at 25°C. This parameter is expressed in ppm/°C and can be determined by

$$TCV_{O}[ppm/^{\circ}C] = \frac{V_{O}(T_{2}) - V_{O}(T_{1})}{V_{O}(25^{\circ}C) \times (T_{2} - T_{1})} \times 10^{6}$$
(1)

where:

 V_0 (25°C) is V₀ at 25°C. V_0 (T_1) is V₀ at Temperature 1. V_0 (T_2) is V₀ at Temperature 2.

Line Regulation

The change in output voltage due to a specified change in input voltage. This parameter accounts for the effects of self-heating. Line regulation is expressed in either percent per volt, parts-permillion per volt, or microvolts per volt change in input voltage.

Load Regulation

The change in output voltage due to a specified change in load current. This parameter accounts for the effects of self-heating. Load regulation is expressed in either microvolts per milliampere, parts-per-million per milliampere, or ohms of dc output resistance.

Long-Term Stability

Typical shift of output voltage at 25°C on a sample of parts subjected to a test of 1000 hours at 25°C.

$$\Delta V_{O} = V_{O}(t_{0}) - V_{O}(t_{1})$$

$$\Delta V_{O}[\text{ppm}] = \left(\frac{V_{O}(t_{0}) - V_{O}(t_{1})}{V_{O}(t_{0})} \times 10^{6}\right)$$
(2)

where:

 $V_{\rm O}(t_0)$ is V_O at 25°C at Time 0.

 $V_0(t_1)$ is V_0 at 25°C after 1000 hours operation at 25°C.

Thermally Induced Output Voltage Hysteresis

The change of output voltage after the device cycles through the temperatures from $+25^{\circ}$ C to -40° C to $+125^{\circ}$ C and back to $+25^{\circ}$ C. This is a typical value from a sample of parts put through such a cycle.

$$V_{O_{HYS}} = V_O(25^{\circ}C) - V_{O_{TC}}$$
 (3)

$$V_{O_{HYS}}[ppm] = \frac{V_O(25^{\circ}C) - V_{O_{TC}}}{V_O(25^{\circ}C)} \times 10^6$$
(4)

where:

Vo (25°C) is Vo at 25°C.

 $V_{O_{TC}}$ is V₀ at 25°C after a temperature cycle from +25°C to -40°C to +125°C and back to +25°C.


THEORY OF OPERATION

Band gap references are the high performance solution for low supply voltage and low power voltage reference applications, and the ADR391/ADR392/ADR395 are no exception. The uniqueness of these devices lies in the architecture. As shown in Figure 33, the ideal zero TC band gap voltage is referenced to the output, not to ground. Therefore, if noise exists on the ground line, it is greatly attenuated on V_{OUT} . The band gap cell consists of the PNP pair, Q51 and Q52, running at unequal current densities. The difference in V_{BE} results in a voltage with a positive TC, which is amplified by a ratio of

$$2 \times \frac{R58}{R54}$$

This PTAT voltage, combined with V_{BES} of Q51 and Q52, produces a stable band gap voltage.

Reduction in the band gap curvature is performed by the ratio of Resistors R44 and R59, one of which is linearly temperature dependent. Precision laser trimming and other patented circuit techniques are used to further enhance the drift performance.



DEVICE POWER DISSIPATION CONSIDERATIONS

The ADR391/ADR392/ADR395 are capable of delivering load currents to 5 mA, with an input voltage that ranges from 2.8 V (ADR391 only) to 15 V. When these devices are used in applications with large input voltages, care should be taken to avoid exceeding the specified maximum power dissipation or junction temperature because it could result in premature device failure. The following formula should be used to calculate the maximum junction temperature or dissipation of the device:

$$P_D = \frac{T_J - T_A}{\theta_{JA}} \tag{5}$$

where:

 T_J and T_A are, respectively, the junction and ambient temperatures. P_D is the device power dissipation.


 θ_{JA} is the device package thermal resistance.

SHUTDOWN MODE OPERATION

The ADR391/ADR392/ADR395 include a shutdown feature that is TTL/CMOS level compatible. A logic low or a zero volt condition on the SHDN pin is required to turn the devices off. During shutdown, the output of the reference becomes a high impedance state, where its potential would then be determined by external circuitry. If the shutdown feature is not used, the SHDN pin should be connected to V_{IN} (Pin 2).

APPLICATIONS INFORMATION basic voltage reference connection

The circuit shown in Figure 34 illustrates the basic configuration for the ADR39x family. Decoupling capacitors are not required for circuit stability. The ADR39x family is capable of driving capacitive loads from 0 μ F to 10 μ F. However, a 0.1 μ F ceramic output capacitor is recommended to absorb and deliver the charge, as required by a dynamic load.



Stacking Reference ICs for Arbitrary Outputs

Some applications may require two reference voltage sources, which are a combined sum of standard outputs. Figure 35 shows how this stacked output reference can be implemented.





Figure 35. Stacking Voltage References with the ADR391/ADR392/ADR395

Two reference ICs are used, fed from an unregulated input, V_{IN} . The outputs of the individual ICs are connected in series, which provide two output voltages, V_{OUT1} and V_{OUT2} . V_{OUT1} is the terminal voltage of U1, while V_{OUT2} is the sum of this voltage and the terminal voltage of U2. U1 and U2 are chosen for the two voltages that supply the required outputs (see the Output Table in Figure 35). For example, if both U1 and U2 are ADR391s, V_{OUT1} is 2.5 V and V_{OUT2} is 5.0 V.

While this concept is simple, a precaution is required. Because the lower reference circuit must sink a small bias current from U2 plus the base current from the series PNP output transistor in U2, either the external load of U1 or an external resistor must provide a path for this current. If the U1 minimum load is not well defined, the external resistor should be used and set to a value that conservatively passes 600 μ A of current with the applicable V_{OUT1} across it. Note that the two U1 and U2 reference circuits are treated locally as macrocells; each has its own bypasses at input and output for best stability. Both U1 and U2 in this circuit can source dc currents up to their full rating. The minimum input voltage, V_{IN}, is determined by the sum of the outputs, V_{OUT2}, plus the dropout voltage of U2.

A Negative Precision Reference without Precision Resistors

A negative reference can be easily generated by adding an A1 op amp and is configured as shown in Figure 36. $V_{OUT (FORCE)}$ and $V_{OUT (SENSE)}$ are at virtual ground and, therefore, the negative reference can be taken directly from the output of the op amp. The op amp must be dual-supply, low offset, and rail-to-rail if the negative supply voltage is close to the reference output.



General-Purpose Current Source

Many times in low power applications, the need arises for a precision current source that can operate on low supply voltages. The ADR391/ADR392/ADR395 can be configured as a precision current source. As shown in Figure 37, the circuit configuration is a floating current source with a grounded load. The reference output voltage is bootstrapped across R_{SET} , which sets the output current into the load. With this configuration, circuit precision is maintained for load currents in the range from the reference supply current, typically 90 μ A to approximately 5 mA.




Figure 37. A General-Purpose Current Source

High Power Performance with Current Limit

In some cases, the user may want higher output current delivered to a load and still achieve better than 0.5% accuracy out of the ADR39x. The accuracy for a reference is normally specified on the data sheet with no load. However, the output voltage changes with load current.

The circuit shown in Figure 38 provides high current without compromising the accuracy of the ADR39x. The series pass transistor, Q1, provides up to 1 A load current. The ADR39x delivers only the base drive to Q1 through the force pin. The sense pin of the ADR39x is a regulated output and is connected to the load.

The Transistor Q2 protects Q1 during short-circuit limit faults by robbing its base drive. The maximum current is

(6)

 $I_{LMAX} \approx 0.6 \text{ V}/R_S$




Figure 38. ADR39x for High Power Performance with Current Limit

A similar circuit function can also be achieved with the Darlington transistor configuration, as shown in Figure 39.




Figure 39. ADR39x for High Output Current with Darlington Drive Configuration

CAPACITORS

Input Capacitor

Input capacitors are not required on the ADR39x. There is no limit for the value of the capacitor used on the input, but a 1 μ F to 10 μ F capacitor on the input improves transient response in applications where the supply suddenly changes. An additional 0.1 μ F in parallel also helps reduce noise from the supply.

Output Capacitor

The ADR39x does not require output capacitors for stability under any load condition. An output capacitor, typically 0.1 μ F, filters out any low level noise voltage and does not affect the operation of the part. On the other hand, the load transient response can improve with the addition of a 1 μ F to 10 μ F output capacitor in parallel. A capacitor here acts as a source of stored energy for a sudden increase in load current. The only parameter that degrades by adding an output capacitor is the turn-on time, and it depends on the size of the capacitor chosen.





Figure 40. ADR391 Typical Long-Term Drift over 1000 Hours

OUTLINE DIMENSIONS



*COMPLIANT TO JEDEC STANDARDS MO-193-AB WITH THE EXCEPTION OF PACKAGE HEIGHT AND THICKNESS.

Figure 41. 5-Lead Thin Small Outline Transistor Package [TSOT] (UJ-5) Dimensions shown in millimeters

ORDERING GUIDE

	Output Voltage	Initial Accuracy		Temperature Coefficient	Package	Package		Ordering	Temperature	
Model	(V₀) _	(mV)	(%)	(ppm/°C)	Description	Option	Branding	Quantity	Range	
ADR391AUJZ-REEL71	2.5	±б	0.24	25	5-Lead TSOT	UJ-5	R1A	3,000	-40°C to +125°C	
ADR391AUJZ-R21	2.5	±б	0.24	25	5-Lead TSOT	UJ-5	R1A	250	-40°C to +125°C	
ADR391BUJZ-REEL71	2.5	±4	0.16	9	5-Lead TSOT	UJ-5	R1B	3,000	–40°C to +125°C	
ADR391BUJZ-R21	2.5	±4	0.16	9	5-Lead TSOT	UJ-5	R1B	250	-40°C to +125°C	
ADR392AUJZ-REEL71	4.096	±б	0.15	25	5-Lead TSOT	UJ-5	RCA	3,000	-40°C to +125°C	
ADR392AUJZ-R2 ¹	4.096	±б	0.15	25	5-Lead TSOT	UJ-5	RCA	250	-40°C to +125°C	
ADR392BUJZ-REEL71	4.096	±5	0.12	9	5-Lead TSOT	UJ-5	RCB	3,000	-40°C to +125°C	
ADR392BUJZ-R2 ¹	4.096	±5	0.12	9	5-Lead TSOT	UJ-5	RCB	250	–40°C to +125°C	
ADR392WBUJZ-R7 ^{1, 2}	4.096	±5	0.12	9	5-Lead TSOT	UJ-5	RCB	3,000	-40°C to +125°C	
ADR395AUJZ-REEL71	5.0	±б	0.12	25	5-Lead TSOT	UJ-5	RDA	3,000	-40°C to +125°C	
ADR395AUJZ-R2 ¹	5.0	±б	0.12	25	5-Lead TSOT	UJ-5	RDA	250	-40°C to +125°C	
ADR395BUJZ-REEL71	5.0	±5	0.10	9	5-Lead TSOT	UJ-5	RDB	3,000	-40°C to +125°C	
ADR395BUJZ-R21	5.0	±5	0.10	9	5-Lead TSOT	UJ-5	RDB	250	-40°C to +125°C	

 1 Z = RoHS Compliant Part.

² Automotive grade.

NOTES

NOTES

©2002–2009 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D00419-0-10/09(H)



www.analog.com