

TABLE OF CONTENTS

Features	1	Theory of Operation	16
Applications	1	Power Management Unit.....	16
General Description	1	BUCK1 and BUCK2	18
Typical Application Circuit	1	LDO1 and LDO2.....	19
Revision History	3	Applications Information	20
Specifications.....	4	Buck External Component Selection.....	20
General Specifications	4	LDO External Component Selection.....	22
BUCK1 and BUCK2 Specifications	5	Power Dissipation and Thermal Considerations	23
LDO1 and LDO2 Specifications.....	5	Buck Regulator Power Dissipation	23
Input and Output Capacitor, Recommended Specifications..	6	Junction Temperature	24
Absolute Maximum Ratings.....	7	PCB Layout Guidelines.....	25
Thermal Resistance	7	Typical Application Schematics.....	26
ESD Caution.....	7	Bill of Materials.....	26
Pin Configuration and Function Descriptions.....	8	Outline Dimensions	27
Typical Performance Characteristics	9	Ordering Guide	28

REVISION HISTORY**5/13—Rev. D to Rev. E**

Added Table 1; Renumbered Sequentially	1
Changes to Figure 1.....	1
Changes to NC Pin Description	8
Changes to Figure 49	19
Changes to Figure 51	21
Changes to Figure 53 and Figure 54	26

1/13—Rev. C to Rev. D

Changes to Ordering Guide.....	28
--------------------------------	----

11/12—Rev. B to Rev. C

Changes to Ordering Guide.....	28
--------------------------------	----

7/12—Rev. A to Rev. B

Added 28-Lead TSSOP Package Throughout	1
Changes to Output Voltage Accuracy Parameter, Added TSSOP SW On Resistance Specifications, Changes to Voltage Feedback Minimum and Maximum Values, and Changes to Active Pull-Down Conditions; Table 2	5
Changes to Output Voltage Accuracy Parameter and Voltage Feedback Minimum and Maximum Values in Table 3; Changes to Table 4	6
Added Thermal Resistance Values for TSSOP Package, Table 6 ..	7
Added Figure 3 and TSSOP Pins to Table 7	8
Changes to Figure 7, Figure 8, and Figure 9	9
Changes to Figure 10	10
Changes to Figure 18 Caption	11
Changes to Figure 31 and Figure 32	13
Changes to Figure 35 and Figure 39 Caption	14
Changes to Undervoltage Lockout Section.....	17
Changes to Table 8	20
Changes to Table 9 and Table 11	21
Changes to Equation 9 and Following Paragraph.....	23
Added UG-349 to PCB Layout Guidelines Section.....	25
Changes to Table 12	26
Updated Outline Dimensions.....	27
Changes to Ordering Guide.....	28

10/11—Rev. 0 to Rev. A

Change to Features Section.....	1
Changes to General Description Section	1
Changes to Figure 1.....	1

Change to Table 1, Low UVLO Input Voltage Falling Parameter, Symbol Column.....	3
Change to Table 2, Output Voltage Accuracy Parameter, Test Conditions/Comment Column.....	4
Change to Table 2, Line Regulation Parameter, Symbols Column.....	4
Change to Table 2, Load Regulation Parameter, Symbols Column.....	4
Changes to Table 2, Reversed the R_{PFET} and R_{NFET} Symbols for the SW On Resistance Parameter and Changes to Typ and Max Columns	4
Changes to Table 3, Output Accuracy Parameter, Test Conditions/Comments Column	4
Changes to Table 3, Line Regulation Parameter, Symbols Column and Test Conditions/Comments Column	4
Change to Table 3, Changes to Dropout Voltage Parameter and Added Specification to Dropout Voltage Parameter	5
Change to Table 3, Endnote 3.....	5
Change to Table 4, BUCK1, BUCK2 Output Capacitor Parameter, Min Column Value.....	5
Change to Table 4, Endnote 1	5
Changes to Absolute Maximum Ratings, Table 5	6
Changes to Table 7, Pin Function Descriptions	7
Changes to TPC Section.....	8
Moved Power Dissipation and Thermal Considerations Section	22
Change to Equation 5 Where Statement.....	22
Change to Equation 6	22
Change to Undervoltage Lockout Section	16
Changes to Figure 46	16
Change to Figure 47	17
Changes to LDO1/LDO2 Section	18
Changes to Output Capacitor Section and Table 8.....	19
Change to V_{RIPPLE} Equation, Table 9, and Figure 50.....	20
Changes to Input and Output Capacitor Properties Section	21
Changes to Equation 3.....	22
Changes to Junction Temperature Section	23
Changes to LDO Regulator Power Dissipation Section.....	23
Changes to Figure 52 and Figure 53	25
Moved Bill of Materials Section	25
Changes to Ordering Guide.....	26

6/11—Revision 0: Initial Version

SPECIFICATIONS

GENERAL SPECIFICATIONS

$V_{AVIN} = V_{IN1} = V_{IN2} = 2.3 \text{ V to } 5.5 \text{ V}$; $V_{IN3} = V_{IN4} = 1.7 \text{ V to } 5.5 \text{ V}$; $T_J = -40^\circ\text{C to } +125^\circ\text{C}$ for minimum/maximum specifications, and $T_A = 25^\circ\text{C}$ for typical specifications, unless otherwise noted.

Table 2.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
INPUT VOLTAGE RANGE	$V_{AVIN}, V_{IN1}, V_{IN2}$		2.3		5.5	V
THERMAL SHUTDOWN						
Threshold	TS_{SD}	T_J rising		150		$^\circ\text{C}$
Hysteresis	TS_{SD-HYS}			20		$^\circ\text{C}$
START-UP TIME ¹						
BUCK1, LDO1, LDO2	t_{START1}			250		μs
BUCK2	t_{START2}			300		μs
EN1, EN2, EN3, EN4, MODE INPUTS						
Input Logic High	V_{IH}		1.1			V
Input Logic Low	V_{IL}				0.4	V
Input Leakage Current	$V_{I-LEAKAGE}$			0.05	1	μA
INPUT CURRENT						
All Channels Enabled	$I_{STBY-NOSW}$	No load, no buck switching		108	175	μA
All Channels Disabled	$I_{SHUTDOWN}$	$T_J = -40^\circ\text{C to } +85^\circ\text{C}$		0.3	1	μA
VIN1 UNDERVOLTAGE LOCKOUT						
High UVLO Input Voltage Rising	$UVLO_{VIN1RISE}$				3.9	V
High UVLO Input Voltage Falling	$UVLO_{VIN1FALL}$		3.1			V
Low UVLO Input Voltage Rising	$UVLO_{VIN1RISE}$				2.275	V
Low UVLO Input Voltage Falling	$UVLO_{VIN1FALL}$		1.95			V

¹ Start-up time is defined as the time from $EN1 = EN2 = EN3 = EN4$ from 0 V to V_{AVIN} to $V_{OUT1}, V_{OUT2}, V_{OUT3}$, and V_{OUT4} reaching 90% of their nominal level. Start-up times are shorter for individual channels if another channel is already enabled. See the Typical Performance Characteristics section for more information.

BUCK1 AND BUCK2 SPECIFICATIONS

$V_{AVIN} = V_{IN1} = V_{IN2} = 2.3 \text{ V to } 5.5 \text{ V}$; $T_J = -40^\circ\text{C to } +125^\circ\text{C}$ for minimum/maximum specifications, and $T_A = 25^\circ\text{C}$ for typical specifications, unless otherwise noted.¹

Table 3.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
OUTPUT CHARACTERISTICS						
Output Voltage Accuracy	$\Delta V_{OUT1}/V_{OUT1}$, $\Delta V_{OUT2}/V_{OUT2}$	PWM mode; $I_{LOAD1} = I_{LOAD2} = 0 \text{ mA}$	-1.8		+1.8	%
Line Regulation	$(\Delta V_{OUT1}/V_{OUT1})/\Delta V_{IN1}$, $(\Delta V_{OUT2}/V_{OUT2})/\Delta V_{IN2}$	PWM mode		-0.05		%/V
Load Regulation	$(\Delta V_{OUT1}/V_{OUT1})/\Delta I_{OUT1}$, $(\Delta V_{OUT2}/V_{OUT2})/\Delta I_{OUT2}$	$I_{LOAD} = 0 \text{ mA to } 1200 \text{ mA}$, PWM mode		-0.1		%/A
VOLTAGE FEEDBACK	V_{FB1} , V_{FB2}	Models with adjustable outputs	0.491	0.5	0.509	V
OPERATING SUPPLY CURRENT						
BUCK1 Only	I_{IN}	MODE = ground $I_{LOAD1} = 0 \text{ mA}$, device not switching, all other channels disabled		44		μA
BUCK2 Only	I_{IN}	$I_{LOAD2} = 0 \text{ mA}$, device not switching, all other channels disabled		55		μA
BUCK1 and BUCK2	I_{IN}	$I_{LOAD1} = I_{LOAD2} = 0 \text{ mA}$, device not switching, LDO channels disabled		67		μA
PSM CURRENT THRESHOLD	I_{PSM}	PSM to PWM operation		100		mA
SW CHARACTERISTICS						
SW On Resistance	R_{NFET}	$V_{IN1} = V_{IN2} = 3.6 \text{ V}$; LFCSP package		155	240	m Ω
	R_{PFET}	$V_{IN1} = V_{IN2} = 3.6 \text{ V}$; LFCSP package		205	310	m Ω
	R_{NFET}	$V_{IN1} = V_{IN2} = 5.5 \text{ V}$; LFCSP package		137	204	m Ω
	R_{PFET}	$V_{IN1} = V_{IN2} = 5.5 \text{ V}$; LFCSP package		162	243	m Ω
	R_{NFET}	$V_{IN1} = V_{IN2} = 3.6 \text{ V}$; TSSOP package		156	237	m Ω
	R_{PFET}	$V_{IN1} = V_{IN2} = 3.6 \text{ V}$; TSSOP package		194	270	m Ω
	R_{NFET}	$V_{IN1} = V_{IN2} = 5.5 \text{ V}$; TSSOP package		137	202	m Ω
	R_{PFET}	$V_{IN1} = V_{IN2} = 5.5 \text{ V}$; TSSOP package		154	212	m Ω
Current Limit	I_{LIMIT1} , I_{LIMIT2}	pFET switch peak current limit	1600	1950	2300	mA
ACTIVE PULL-DOWN	R_{PDWN-B}	$V_{IN1} = V_{IN2} = 3.6 \text{ V}$; Channel disabled		75		Ω
OSCILLATOR FREQUENCY	f_{SW}		2.5	3.0	3.5	MHz

¹ All limits at temperature extremes are guaranteed via correlation using standard statistical quality control (SQC).

LDO1 AND LDO2 SPECIFICATIONS

$V_{IN3} = (V_{OUT3} + 0.5 \text{ V})$ or 1.7 V (whichever is greater) to 5.5 V , $V_{IN4} = (V_{OUT4} + 0.5 \text{ V})$ or 1.7 V (whichever is greater) to 5.5 V ; $C_{IN} = C_{OUT} = 1 \mu\text{F}$; $T_J = -40^\circ\text{C to } +125^\circ\text{C}$ for minimum/maximum specifications, and $T_A = 25^\circ\text{C}$ for typical specifications, unless otherwise noted.¹

Table 4.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
INPUT VOLTAGE RANGE	V_{IN3} , V_{IN4}		1.7		5.5	V
OPERATING SUPPLY CURRENT						
Bias Current per LDO ²	$I_{VIN3BIAS}/I_{VIN4BIAS}$	$I_{OUT3} = I_{OUT4} = 0 \mu\text{A}$		10	30	μA
		$I_{OUT3} = I_{OUT4} = 10 \text{ mA}$		60	100	μA
		$I_{OUT3} = I_{OUT4} = 300 \text{ mA}$		165	245	μA
Total System Input Current	I_{IN}	Includes all current into AVIN, VIN1, VIN2, VIN3, and VIN4				
LDO1 or LDO2 Only		$I_{OUT3} = I_{OUT4} = 0 \mu\text{A}$, all other channels disabled		53		μA
LDO1 and LDO2 Only		$I_{OUT3} = I_{OUT4} = 0 \mu\text{A}$, buck channels disabled		74		μA

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
OUTPUT CHARACTERISTICS						
Output Voltage Accuracy	$\Delta V_{OUT3}/V_{OUT3}$, $\Delta V_{OUT4}/V_{OUT4}$	$100\ \mu\text{A} < I_{OUT3} < 300\ \text{mA}$, $100\ \mu\text{A} < I_{OUT4} < 300\ \text{mA}$	-1.8		+1.8	%
Line Regulation	$(\Delta V_{OUT3}/V_{OUT3})/\Delta V_{IN3}$, $(\Delta V_{OUT4}/V_{OUT4})/\Delta V_{IN4}$	$I_{OUT3} = I_{OUT4} = 1\ \text{mA}$	-0.03		+0.03	%/V
Load Regulation ³	$(\Delta V_{OUT3}/V_{OUT3})/\Delta I_{OUT3}$, $(\Delta V_{OUT4}/V_{OUT4})/\Delta I_{OUT4}$	$I_{OUT3} = I_{OUT4} = 1\ \text{mA to } 300\ \text{mA}$		0.001	0.003	%/mA
VOLTAGE FEEDBACK	V_{FB3} , V_{FB4}		0.491	0.5	0.509	V
DROPOUT VOLTAGE ⁴	$V_{DROPOUT}$	$V_{OUT3} = V_{OUT4} = 5.2\ \text{V}$, $I_{OUT3} = I_{OUT4} = 300\ \text{mA}$		50		mV
		$V_{OUT3} = V_{OUT4} = 3.3\ \text{V}$, $I_{OUT3} = I_{OUT4} = 300\ \text{mA}$		75	140	mV
		$V_{OUT3} = V_{OUT4} = 2.5\ \text{V}$, $I_{OUT3} = I_{OUT4} = 300\ \text{mA}$		100		mV
		$V_{OUT3} = V_{OUT4} = 1.8\ \text{V}$, $I_{OUT3} = I_{OUT4} = 300\ \text{mA}$		180		mV
CURRENT-LIMIT THRESHOLD ⁵	I_{LIMIT3} , I_{LIMIT4}		335	600		mA
ACTIVE PULL-DOWN	R_{PDWN-L}	Channel disabled		600		Ω
OUTPUT NOISE						
Regulator LDO1	NOISE_{LDO1}	10 Hz to 100 kHz, $V_{IN3} = 5\ \text{V}$, $V_{OUT3} = 2.8\ \text{V}$		100		$\mu\text{V rms}$
Regulator LDO2	NOISE_{LDO2}	10 Hz to 100 kHz, $V_{IN4} = 5\ \text{V}$, $V_{OUT4} = 1.2\ \text{V}$		60		$\mu\text{V rms}$
POWER SUPPLY REJECTION RATIO						
Regulator LDO1	PSRR	10 kHz, $V_{IN3} = 3.3\ \text{V}$, $V_{OUT3} = 2.8\ \text{V}$, $I_{OUT3} = 1\ \text{mA}$		60		dB
		100 kHz, $V_{IN3} = 3.3\ \text{V}$, $V_{OUT3} = 2.8\ \text{V}$, $I_{OUT3} = 1\ \text{mA}$		62		dB
		1 MHz, $V_{IN3} = 3.3\ \text{V}$, $V_{OUT3} = 2.8\ \text{V}$, $I_{OUT3} = 1\ \text{mA}$		63		dB
		10 kHz, $V_{IN4} = 1.8\ \text{V}$, $V_{OUT4} = 1.2\ \text{V}$, $I_{OUT4} = 1\ \text{mA}$		54		dB
		100 kHz, $V_{IN4} = 1.8\ \text{V}$, $V_{OUT4} = 1.2\ \text{V}$, $I_{OUT4} = 1\ \text{mA}$		57		dB
		1 MHz, $V_{IN4} = 1.8\ \text{V}$, $V_{OUT4} = 1.2\ \text{V}$, $I_{OUT4} = 1\ \text{mA}$		64		dB

¹ All limits at temperature extremes are guaranteed via correlation using standard statistical quality control (SQC).

² This is the input current into VIN3/VIN4, which is not delivered to the output load.

³ Based on an endpoint calculation using 1 mA and 300 mA loads.

⁴ Dropout voltage is defined as the input-to-output voltage differential when the input voltage is set to the nominal output voltage. This applies only to output voltages above 1.7 V.

⁵ Current-limit threshold is defined as the current at which the output voltage drops to 90% of the specified typical value. For example, the current limit for a 3.0 V output voltage is defined as the current that causes the output voltage to drop to 90% of 3.0 V, or 2.7 V.

INPUT AND OUTPUT CAPACITOR, RECOMMENDED SPECIFICATIONS

$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, unless otherwise specified.

Table 5.

Parameter	Symbol	Min	Typ	Max	Unit
NOMINAL INPUT AND OUTPUT CAPACITOR RATINGS					
BUCK1, BUCK2 Input Capacitor Ratings	C_{MIN1} , C_{MIN2}	4.7		40	μF
BUCK1, BUCK2 Output Capacitor Ratings	C_{MIN1} , C_{MIN2}	10		40	μF
LDO1, LDO2 ¹ Input and Output Capacitor Ratings	C_{MIN3} , C_{MIN4}	1.0			μF
CAPACITOR ESR	R_{ESR}	0.001		1	Ω

¹ The minimum input and output capacitance should be greater than 1.0 μF over the full range of operating conditions. The full range of operating conditions in the application must be considered during device selection to ensure that the minimum capacitance specification is met. X7R- and X5R-type capacitors are recommended; Y5V and Z5U capacitors are not recommended for use because of their poor temperature and dc bias characteristics.

ABSOLUTE MAXIMUM RATINGS

Table 6.

Parameter	Rating
AVIN to AGND	–0.3 V to +6 V
VIN1, VIN2 to AVIN	–0.3 V to +0.3 V
PGND1, PGND2 to AGND	–0.3 V to +0.3 V
VIN3, VIN4, VOUT1, VOUT2, FB1, FB2, FB3, FB4, EN1, EN2, EN3, EN4, MODE to AGND	–0.3 V to (AVIN + 0.3 V)
VOUT3 to AGND	–0.3 V to (VIN3 + 0.3 V)
VOUT4 to AGND	–0.3 V to (VIN4 + 0.3 V)
SW1 to PGND1	–0.3 V to (VIN1 + 0.3 V)
SW2 to PGND2	–0.3 V to (VIN2 + 0.3 V)
Storage Temperature Range	–65°C to +150°C
Operating Junction Temperature Range	–40°C to +125°C
Soldering Conditions	JEDEC J-STD-020

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

For detailed information on power dissipation, see the Power Dissipation and Thermal Considerations section.

THERMAL RESISTANCE

θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 7. Thermal Resistance


Package Type	θ_{JA}	θ_{JC}	Unit
24-Lead, 0.5 mm pitch LFCSP	35	3	°C/W
28-Lead TSSOP	36	5	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




NOTES

1. NC = NOT INTERNALLY CONNECTED.
2. IT IS RECOMMENDED THAT THE EXPOSED PAD BE SOLDERED TO THE GROUND PLANE.

09703-003

Figure 2. LFCSP Pin Configuration—View from the Top of the Die



NOTES

1. NC = NOT INTERNALLY CONNECTED.
2. IT IS RECOMMENDED THAT THE EXPOSED PAD BE SOLDERED TO THE GROUND PLANE.

09703-100

Figure 3. TSSOP Pin Configuration—View from the Top of the Die

Table 8. Pin Function Descriptions

Pin No.		Mnemonic	Description
LFCSP	TSSOP		
1	5	FB4	LDO2 Feedback Input. For device models with an adjustable output voltage, connect this pin to the middle of the LDO2 resistor divider. For device models with a factory programmed output voltage, connect FB4 to the top of the capacitor on VOUT4.
2	6	EN4	LDO2 Enable Pin. High level turns on this regulator, and low level turns it off.
3	7	VIN2	BUCK2 Input Supply (2.3 V to 5.5 V). Connect VIN2 to VIN1 and AVIN.
4	8	SW2	BUCK2 Switching Node.
5	9	PGND2	Dedicated Power Ground for BUCK2.
6	4, 10, 11, 18, 25	NC	No Connect. Leave this pin unconnected or connect to ground.
7	12	EN2	BUCK2 Enable Pin. High level turns on this regulator, and low level turns it off.
8	13	FB2	BUCK2 Feedback Input. For device models with an adjustable output voltage, connect this pin to the middle of the BUCK2 resistor divider. For device models with a fixed output voltage, leave this pin unconnected.
9	14	VOUT2	BUCK2 Output Voltage Sensing Input. Connect VOUT2 to the top of the capacitor on VOUT2.
10	15	VOUT1	BUCK1 Output Voltage Sensing Input. Connect VOUT1 to the top of the capacitor on VOUT1.
11	16	FB1	BUCK1 Feedback Input. For device models with an adjustable output voltage, connect this pin to the middle of the BUCK1 resistor divider. For device models with a fixed output voltage, leave this pin unconnected.
12	17	EN1	BUCK1 Enable Pin. High level turns on this regulator, and low level turns it off.
13	19	MODE	BUCK1/BUCK2 Operating Mode. MODE = high: forced PWM operation. MODE = low: auto PWM/PSM operation.
14	20	PGND1	Dedicated Power Ground for BUCK1.
15	21	SW1	BUCK1 Switching Node.
16	22	VIN1	BUCK1 Input Supply (2.3 V to 5.5 V). Connect VIN1 to VIN2 and AVIN.
17	23	AVIN	Analog Input Supply (2.3 V to 5.5 V). Connect AVIN to VIN1 and VIN2.
18	24	AGND	Analog Ground.
19	26	FB3	LDO1 Feedback Input. For device models with an adjustable output voltage, connect this pin to the middle of the LDO1 resistor divider. For device models with a factory programmed output voltage, connect FB3 to the top of the capacitor on VOUT3.
20	27	VOUT3	LDO1 Output Voltage.
21	28	VIN3	LDO1 Input Supply (1.7 V to 5.5 V).
22	1	EN3	LDO1 Enable Pin. High level turns on this regulator, and low level turns it off.
23	2	VIN4	LDO2 Input Supply (1.7 V to 5.5 V).
24	3	VOUT4	LDO2 Output Voltage.
EPAD	EPAD	EP	Exposed Pad. It is recommended that the exposed pad be soldered to the ground plane.

TYPICAL PERFORMANCE CHARACTERISTICS

$V_{IN1} = V_{IN2} = V_{IN3} = V_{IN4} = 3.6\text{ V}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.




Figure 4. System Quiescent Current vs. Input Voltage, $V_{OUT1} = 3.3\text{ V}$, $V_{OUT2} = 1.8\text{ V}$, $V_{OUT3} = 1.2\text{ V}$, $V_{OUT4} = 3.3\text{ V}$, All Channels Unloaded




Figure 5. BUCK1 Startup, $V_{OUT1} = 1.8\text{ V}$, $I_{OUT1} = 5\text{ mA}$




Figure 6. BUCK2 Startup, $V_{OUT2} = 3.3\text{ V}$, $I_{OUT2} = 10\text{ mA}$




Figure 7. BUCK1 Load Regulation Across Temperature, $V_{IN} = 4.2\text{ V}$, $V_{OUT1} = 3.3\text{ V}$, PWM Mode




Figure 8. BUCK2 Load Regulation Across Temperature, $V_{IN} = 3.6\text{ V}$, $V_{OUT2} = 1.8\text{ V}$, PWM Mode




Figure 9. BUCK1 Load Regulation Across Input Voltage, $V_{IN} = 3.6\text{ V}$, $V_{OUT1} = 0.8\text{ V}$, PWM Mode




Figure 10. BUCK1 Efficiency vs. Load Current, Across Input Voltage, $V_{OUT1} = 3.3\text{ V}$, Auto Mode




Figure 13. BUCK2 Efficiency vs. Load Current, Across Input Voltage, $V_{OUT2} = 1.8\text{ V}$, PWM Mode




Figure 11. BUCK1 Efficiency vs. Load Current, Across Input Voltage, $V_{OUT1} = 3.3\text{ V}$, PWM Mode




Figure 14. BUCK1 Efficiency vs. Load Current, Across Input Voltage, $V_{OUT1} = 0.8\text{ V}$, Auto Mode




Figure 12. BUCK2 Efficiency vs. Load Current, Across Input Voltage, $V_{OUT2} = 1.8\text{ V}$, Auto Mode




Figure 15. BUCK1 Efficiency vs. Load Current, Across Input Voltage, $V_{OUT1} = 0.8\text{ V}$, PWM Mode




Figure 16. BUCK1 Efficiency vs. Load Current, Across Temperature, $V_{IN} = 3.9\text{ V}$, $V_{OUT1} = 3.3\text{ V}$, Auto Mode




Figure 19. BUCK2 Switching Frequency vs. Output Current, Across Temperature, $V_{OUT2} = 1.8\text{ V}$, PWM Mode




Figure 17. BUCK2 Efficiency vs. Load Current, Across Temperature, $V_{OUT2} = 1.8\text{ V}$, Auto Mode




Figure 20. Typical Waveforms, $V_{OUT1} = 3.3\text{ V}$, $I_{OUT1} = 30\text{ mA}$, Auto Mode




Figure 18. BUCK1 Efficiency vs. Load Current, Across Temperature, $V_{OUT1} = 0.8\text{ V}$, Auto Mode




Figure 21. Typical Waveforms, $V_{OUT2} = 1.8\text{ V}$, $I_{OUT2} = 30\text{ mA}$, Auto Mode




Figure 22. Typical Waveforms, $V_{OUT1} = 3.3\text{ V}$, $I_{OUT1} = 30\text{ mA}$, PWM Mode




Figure 25. BUCK2 Response to Line Transient, $V_{IN2} = 4.5\text{ V}$ to 5.0 V , $V_{OUT2} = 1.8\text{ V}$, PWM Mode




Figure 23. Typical Waveforms, $V_{OUT2} = 1.8\text{ V}$, $I_{OUT2} = 30\text{ mA}$, PWM Mode




Figure 26. BUCK1 Response to Load Transient, I_{OUT1} from 1 mA to 50 mA , $V_{OUT1} = 3.3\text{ V}$, Auto Mode




Figure 24. BUCK1 Response to Line Transient, Input Voltage from 4.5 V to 5.0 V , $V_{OUT1} = 3.3\text{ V}$, PWM Mode




Figure 27. BUCK2 Response to Load Transient, I_{OUT2} from 1 mA to 50 mA , $V_{OUT2} = 1.8\text{ V}$, Auto Mode




Figure 28. BUCK1 Response to Load Transient, I_{OUT1} from 20 mA to 180 mA, $V_{OUT1} = 3.3$ V, Auto Mode




Figure 31. LDO Startup, $V_{OUT3} = 1.8$ V




Figure 29. BUCK2 Response to Load Transient, I_{OUT2} from 20 mA to 180 mA, $V_{OUT2} = 1.8$ V, Auto Mode




Figure 32. LDO Load Regulation Across Input Voltage, $V_{OUT3} = 3.3$ V




Figure 30. VOUT and SW Waveforms for BUCK1 and BUCK2 in PWM Mode Showing Out-of-Phase Operation










Figure 33. LFCSP NMOS $R_{DS(on)}$ vs. Input Voltage Across Temperature

Figure 34. LFCSP PMOS $R_{DS(on)}$ vs. Input Voltage Across TemperatureFigure 37. LDO Ground Current vs. Output Load, $V_{IN3} = 3.3\text{ V}$, $V_{OUT3} = 2.8\text{ V}$ Figure 35. LDO Load Regulation Across Temperature, $V_{IN3} = 3.6\text{ V}$, $V_{OUT3} = 1.8\text{ V}$ Figure 38. LDO Response to Load Transient, I_{OUT3} from 1 mA to 80 mA, $V_{OUT3} = 2.8\text{ V}$ Figure 36. LDO Line Regulation Across Output Load, $V_{OUT3} = 2.8\text{ V}$ Figure 39. LDO Response to Line Transient, Input Voltage from 4.5 V to 5 V, $V_{OUT3} = 2.8\text{ V}$




Figure 40. LDO Output Noise vs. Load Current, Across Input Voltage, $V_{OUT3} = 2.8\text{ V}$




Figure 41. LDO Output Noise vs. Load Current, Across Input Voltage, $V_{OUT3} = 3.0\text{ V}$




Figure 42. LDO PSRR Across Output Load, $V_{IN3} = 3.3\text{ V}$, $V_{OUT3} = 2.8\text{ V}$




Figure 43. LDO PSRR Across Output Load, $V_{IN3} = 3.3\text{ V}$, $V_{OUT3} = 3.0\text{ V}$




Figure 44. LDO PSRR Across Output Load, $V_{IN3} = 5.0\text{ V}$, $V_{OUT3} = 2.8\text{ V}$




Figure 45. LDO PSRR Across Output Load, $V_{IN3} = 5.0\text{ V}$, $V_{OUT3} = 3.0\text{ V}$

THEORY OF OPERATION




Figure 46. Functional Block Diagram

POWER MANAGEMENT UNIT

The ADP5034 is a micropower management unit (micro PMU) combining two step-down (buck) dc-to-dc converters and two low dropout linear regulators (LDOs). The high switching frequency and tiny 24-lead LFCSP package allow for a small power management solution.

To combine these high performance regulators into the micro PMU, there is a system controller allowing them to operate together.

The buck regulators can operate in forced PWM mode if the MODE pin is at a logic high level. In forced PWM mode, the buck switching frequency is always constant and does not change with the load current. If the MODE pin is at logic low level, the switching regulators operate in auto PWM/PSM mode. In this mode, the regulators operate at fixed PWM frequency when the load current is above the PSM current threshold. When the load current falls below the PSM current threshold, the regulator in question enters PSM, where the switching occurs in bursts. The burst repetition rate is a function of the current load and the output capacitor value.

This operating mode reduces the switching and quiescent current losses. The auto PWM/PSM mode transition is controlled independently for each buck regulator. The two bucks operate synchronized to each other.

The ADP5034 has individual enable pins (EN1 to EN4) controlling the activation of each regulator. The regulators are activated by a logic level high applied to the respective EN pin. EN1 controls BUCK1, EN2 controls BUCK2, EN3 controls LDO1, and EN4 controls LDO2.

Regulator output voltages are set through external resistor dividers or can be optionally factory programmed to default values (see the Ordering Guide section).

When a regulator is turned on, the output voltage ramp rate is controlled through a soft start circuit to avoid a large inrush current due to the charging of the output capacitors.

Thermal Protection

In the event that the junction temperature rises above 150°C, the thermal shutdown circuit turns off all the regulators. Extreme junction temperatures can be the result of high current operation, poor circuit board design, or high ambient temperature. A 20°C hysteresis is included so that when thermal shutdown occurs, the regulators do not return to operation until the on-chip temperature drops below 130°C. When coming out of thermal shutdown, all regulators restart with soft start control.

Undervoltage Lockout

To protect against battery discharge, undervoltage lockout (UVLO) circuitry is integrated into the system. If the input voltage on AVIN drops below a typical 2.15 V UVLO threshold, all channels shut down. In the buck channels, both the power switch and the synchronous rectifier turn off. When the voltage on AVIN rises above the UVLO threshold, the part is enabled once more.

Alternatively, the user can select device models with a UVLO set at a higher level, suitable for 5 V supply applications. For these models, the device reaches the turn-off threshold when the input supply drops to 3.65 V typical.

In case of a thermal or UVLO event, the active pull-downs (if factory enabled) are enabled to discharge the output capacitors quickly. The pull-down resistors remain engaged until the thermal fault event is no longer present or the input supply voltage falls below the V_{POR} voltage level. The typical value of V_{POR} is approximately 1 V.

Enable/Shutdown

The ADP5034 has an individual control pin for each regulator. A logic level high applied to the ENx pin activates a regulator, whereas a logic level low turns off a regulator.

Figure 47 shows the regulator activation timings for the ADP5034 when all enable pins are connected to AVIN. Also shown is the active pull-down activation.




Figure 47. Regulator Sequencing on the ADP5034 ($EN1 = EN2 = EN3 = EN4 = V_{AVIN}$)

09703-006

BUCK1 AND BUCK2

The buck uses a fixed frequency and high speed current mode architecture. The buck operates with an input voltage of 2.3 V to 5.5 V.

The buck output voltage is set through external resistor dividers, shown in Figure 48 for BUCK1. The output voltage can optionally be factory programmed to default values as indicated in the Ordering Guide section. In this event, R1 and R2 are not needed, and FB1 can be left unconnected. In all cases, VOUT1 must be connected to the output capacitor. FB1 is 0.5 V.




Figure 48. BUCK1 External Output Voltage Setting

Control Scheme

The bucks operate with a fixed frequency, current mode PWM control architecture at medium to high loads for high efficiency but shift to a power save mode (PSM) control scheme at light loads to lower the regulation power losses. When operating in fixed frequency PWM mode, the duty cycle of the integrated switches is adjusted and regulates the output voltage. When operating in PSM at light loads, the output voltage is controlled in a hysteretic manner, with higher output voltage ripple. During part of this time, the converter is able to stop switching and enters an idle mode, which improves conversion efficiency.

PWM Mode

In PWM mode, the bucks operate at a fixed frequency of 3 MHz set by an internal oscillator. At the start of each oscillator cycle, the pFET switch is turned on, sending a positive voltage across the inductor. Current in the inductor increases until the current sense signal crosses the peak inductor current threshold that turns off the pFET switch and turns on the nFET synchronous rectifier. This sends a negative voltage across the inductor, causing the inductor current to decrease. The synchronous rectifier stays on for the rest of the cycle. The buck regulates the output voltage by adjusting the peak inductor current threshold.

Power Save Mode (PSM)

The bucks smoothly transition to PSM operation when the load current decreases below the PSM current threshold. When either of the bucks enters PSM, an offset is induced in the PWM regulation level, which makes the output voltage rise. When the output voltage reaches a level approximately 1.5% above the PWM regulation level, PWM operation is turned off. At this point, both power switches are off, and the buck enters an idle mode. The output capacitor discharges until the output voltage falls to the PWM regulation voltage, at which point the device

drives the inductor to make the output voltage rise again to the upper threshold. This process is repeated while the load current is below the PSM current threshold.

The ADP5034 has a dedicated MODE pin controlling the PSM and PWM operation. A high logic level applied to the MODE pin forces both bucks to operate in PWM mode. A logic level low sets the bucks to operate in auto PSM/PWM.

PSM Current Threshold

The PSM current threshold is set to 100 mA. The bucks employ a scheme that enables this current to remain accurately controlled, independent of input and output voltage levels. This scheme also ensures that there is very little hysteresis between the PSM current threshold for entry to and exit from the PSM. The PSM current threshold is optimized for excellent efficiency over all load currents.

Oscillator/Phasing of Inductor Switching

The ADP5034 ensures that both bucks operate at the same switching frequency when both bucks are in PWM mode.

Additionally, the ADP5034 ensures that when both bucks are in PWM mode, they operate out of phase, whereby the Buck2 pFET starts conducting exactly half a clock period after the BUCK1 pFET starts conducting.

Short-Circuit Protection

The bucks include frequency foldback to prevent output current runaway on a hard short. When the voltage at the feedback pin falls below half the target output voltage, indicating the possibility of a hard short at the output, the switching frequency is reduced to half the internal oscillator frequency. The reduction in the switching frequency allows more time for the inductor to discharge, preventing a runaway of output current.

Soft Start

The bucks have an internal soft start function that ramps the output voltage in a controlled manner upon startup, thereby limiting the inrush current. This prevents possible input voltage drops when a battery or a high impedance power source is connected to the input of the converter.

Current Limit

Each buck has protection circuitry to limit the amount of positive current flowing through the pFET switch and the amount of negative current flowing through the synchronous rectifier. The positive current limit on the power switch limits the amount of current that can flow from the input to the output. The negative current limit prevents the inductor current from reversing direction and flowing out of the load.

100% Duty Operation

With a drop in input voltage, or with an increase in load current, the buck may reach a limit where, even with the pFET switch on 100% of the time, the output voltage drops below the desired output voltage. At this limit, the buck transitions to a mode where the pFET switch stays on 100% of the time. When

the input conditions change again and the required duty cycle falls, the buck immediately restarts PWM regulation without allowing overshoot on the output voltage.

Active Pull-Downs

All regulators have optional, factory programmable, active pull-down resistors discharging the respective output capacitors when the regulators are disabled. The pull-down resistors are connected between VOUTx and AGND. Active pull-downs are disabled when the regulators are turned on. The typical value of the pull-down resistor is 600 Ω for the LDOs and 75 Ω for the bucks. Figure 47 shows the activation timings for the active pull-downs during regulator activation and deactivation.

LDO1 AND LDO2

The ADP5034 contains two LDOs with low quiescent current and low dropout linear regulators, and provides up to 300 mA of output current. Drawing a low 10 μ A quiescent current (typical) at no load makes the LDO ideal for battery-operated portable equipment.

Each LDO operates with an input voltage of 1.7 V to 5.5 V. The wide operating range makes these LDOs suitable for cascading configurations where the LDO supply voltage is provided from one of the buck regulators.

Each LDO output voltage is set through external resistor dividers as shown in Figure 49 for LDO1. The output voltage can optionally be factory programmed to default values as indicated in the Ordering Guide section. In this event, Ra and Rb are not needed, and FB3 must be connected to the top of the capacitor on VOUT3.




Figure 49. LDO1 External Output Voltage Setting

The LDOs also provide high power supply rejection ratio (PSRR), low output noise, and excellent line and load transient response with only a small 1 μ F ceramic input and output capacitor.

LDO1 is optimized to supply analog circuits because it offers better noise performance compared to LDO2. LDO1 should be used in applications where noise performance is critical.

APPLICATIONS INFORMATION

BUCK EXTERNAL COMPONENT SELECTION

Trade-offs between performance parameters such as efficiency and transient response can be made by varying the choice of external components in the applications circuit, as shown in Figure 1.

Feedback Resistors

For the adjustable model, referring to Figure 50 the total combined resistance for R1 and R2 is not to exceed 400 kΩ.

Inductor

The high switching frequency of the ADP5034 bucks allows for the selection of small chip inductors. For best performance, use inductor values between 0.7 μH and 3 μH. Suggested inductors are shown in Table 9.

The peak-to-peak inductor current ripple is calculated using the following equation:

$$I_{RIPPLE} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times L}$$

where:

f_{SW} is the switching frequency.

L is the inductor value.

The minimum dc current rating of the inductor must be greater than the inductor peak current. The inductor peak current is calculated using the following equation:

$$I_{PEAK} = I_{LOAD(MAX)} + \frac{I_{RIPPLE}}{2}$$

Inductor conduction losses are caused by the flow of current through the inductor, which has an associated internal dc resistance (DCR). Larger sized inductors have smaller DCR, which may decrease inductor conduction losses. Inductor core losses are related to the magnetic permeability of the core material. Because the bucks are high switching frequency dc-to-dc converters, shielded ferrite core material is recommended for its low core losses and low EMI.

Output Capacitor

Higher output capacitor values reduce the output voltage ripple and improve load transient response. When choosing this value, it is also important to account for the loss of capacitance due to output voltage dc bias.

Ceramic capacitors are manufactured with a variety of dielectrics, each with a different behavior over temperature and applied voltage. Capacitors must have a dielectric adequate to ensure the minimum capacitance over the necessary temperature range and dc bias conditions. X5R or X7R dielectrics with a voltage rating of 6.3 V or 10 V are recommended for best performance. Y5V and Z5U dielectrics are not recommended for use with any dc-to-dc converter because of their poor temperature and dc bias characteristics.

The worst-case capacitance accounting for capacitor variation over temperature, component tolerance, and voltage is calculated using the following equation:

$$C_{EFF} = C_{OUT} \times (1 - TEMPCO) \times (1 - TOL)$$

where:

C_{EFF} is the effective capacitance at the operating voltage.

$TEMPCO$ is the worst-case capacitor temperature coefficient.

TOL is the worst-case component tolerance.

In this example, the worst-case temperature coefficient ($TEMPCO$) over -40°C to $+85^{\circ}\text{C}$ is assumed to be 15% for an X5R dielectric. The tolerance of the capacitor (TOL) is assumed to be 10%, and C_{OUT} is 9.2 μF at 1.8 V, as shown in Figure 50.

Substituting these values in the equation yields

$$C_{EFF} = 9.2 \mu\text{F} \times (1 - 0.15) \times (1 - 0.1) \approx 7.0 \mu\text{F}$$

To guarantee the performance of the bucks, it is imperative that the effects of dc bias, temperature, and tolerances on the behavior of the capacitors be evaluated for each application.




Figure 50. Capacitance vs. Voltage Characteristic

Table 9. Suggested 1.0 μH Inductors

Vendor	Model	Dimensions (mm)	I _{SAT} (mA)	DCR (mΩ)
Murata	LQM2MPN1R0NG0B	2.0 × 1.6 × 0.9	1400	85
Murata	LQM2HPN1R0MJ0L	2.5 × 2.0 × 1.1	1500	90
Murata	LQH32PN1R0NN0	3.2 × 2.5 × 1.6	2300	45
Taiyo Yuden	CBC3225T1R0MR	3.2 × 2.5 × 2.5	2000	71
Coilcraft®	XFL4020-102ME	4.0 × 4.0 × 2.1	5400	11
Coilcraft	XPL2010-102ML	1.9 × 2.0 × 1.0	1800	89
Toko	MDT2520-CN	2.5 × 2.0 × 1.2	1350	85

The peak-to-peak output voltage ripple for the selected output capacitor and inductor values is calculated using the following equation:

$$V_{RIPPLE} = \frac{I_{RIPPLE}}{8 \times f_{SW} \times C_{OUT}} \approx \frac{V_{IN}}{(2\pi \times f_{SW})^2 \times L \times C_{OUT}}$$

Capacitors with lower effective series resistance (ESR) are preferred to guarantee low output voltage ripple, as shown in the following equation:

$$ESR_{COUT} \leq \frac{V_{RIPPLE}}{I_{RIPPLE}}$$

The effective capacitance needed for stability, which includes temperature and dc bias effects, is a minimum of 7 μ F and a maximum of 40 μ F.

The buck regulators require 10 μ F output capacitors to guarantee stability and response to rapid load variations and to transition into and out of the PWM/PSM modes. A list of suggested capacitors is shown in Table 10. In certain applications where one or both buck regulator powers a processor, the operating state is known because it is controlled by software. In this condition, the processor can drive the MODE pin according to the operating state; consequently, it is possible to reduce the output capacitor from 10 μ F to 4.7 μ F because the regulator does not expect a large load variation when working in PSM mode (see Figure 51).

Input Capacitor

Higher value input capacitors help to reduce the input voltage ripple and improve transient response. Maximum input capacitor current is calculated using the following equation:

$$I_{CIN} \geq I_{LOAD(MAX)} \sqrt{\frac{V_{OUT}(V_{IN} - V_{OUT})}{V_{IN}}}$$

To minimize supply noise, place the input capacitor as close as possible to the VINx pin of the buck. As with the output capacitor, a low ESR capacitor is recommended.

The effective capacitance needed for stability, which includes temperature and dc bias effects, is a minimum of 3 μ F and a maximum of 10 μ F. A list of suggested capacitors is shown in Table 10 and Table 11.

Table 10. Suggested 10 μ F Capacitors

Vendor	Type	Model	Case Size	Voltage Rating (V)
Murata	X5R	GRM188R60J106	0603	6.3
TDK	X5R	C1608JB0J106K	0603	6.3
Taiyo Yuden	X5R	JMK107BJ106MA-T	0603	6.3
Panasonic	X5R	ECJ1VB0J106M	0603	6.3

Table 11. Suggested 4.7 μ F Capacitors

Vendor	Type	Model	Case Size	Voltage Rating (V)
Murata	X5R	GRM188R60J475ME19D	0402	6.3
Taiyo Yuden	X5R	JMK107BJ475	0402	6.3
Panasonic	X5R	ECJ-0EB0J475M	0402	6.3

Table 12. Suggested 1.0 μ F Capacitors

Vendor	Type	Model	Case Size	Voltage Rating (V)
Murata	X5R	GRM155B30J105K	0402	6.3
Murata	X5R	GRM155R61A105KE15D	0402	10.0
TDK	X5R	C1005JB0J105KT	0402	6.3
Panasonic	X5R	ECJ0EB0J105K	0402	6.3
Taiyo Yuden	X5R	LMK105BJ105MV-F	0402	10.0




Figure 51. Processor System Power Management with PSM/PWM Control

LDO EXTERNAL COMPONENT SELECTION

Feedback Resistors

For the adjustable model, the maximum value of R_b is not to exceed 200 k Ω (see Figure 49).

Output Capacitor

The ADP5034 LDOs are designed for operation with small, space-saving ceramic capacitors, but function with most commonly used capacitors as long as care is taken with the ESR value. The ESR of the output capacitor affects stability of the LDO control loop. A minimum of 0.70 μ F capacitance with an ESR of 1 Ω or less is recommended to ensure that stability of the ADP5034. Transient response to changes in load current is also affected by output capacitance. Using a larger value of output capacitance improves the transient response of the ADP5034 to large changes in load current.

Input Bypass Capacitor

Connecting a 1 μ F capacitor from VIN3 and VIN4 to ground reduces the circuit sensitivity to printed circuit board (PCB) layout, especially when long input traces or high source impedance is encountered. If greater than 1 μ F of output capacitance is required, increase the input capacitor to match it.

Input and Output Capacitor Properties

Use any good quality ceramic capacitors with the ADP5034 as long as they meet the minimum capacitance and maximum ESR requirements. Ceramic capacitors are manufactured with a variety of dielectrics, each with a different behavior over temperature and applied voltage. Capacitors must have a dielectric adequate to ensure the minimum capacitance over the necessary temperature range and dc bias conditions. X5R or X7R dielectrics with a voltage rating of 6.3 V or 10 V are recommended for best performance. Y5V and Z5U dielectrics are not recommended for use with any LDO because of their poor temperature and dc bias characteristics.

Figure 52 depicts the capacitance vs. voltage bias characteristic of a 0402 1 μ F, 10 V, X5R capacitor. The voltage stability of a capacitor is strongly influenced by the capacitor size and voltage rating. In general, a capacitor in a larger package or with higher voltage rating exhibits better stability. The temperature variation of the X5R dielectric is about $\pm 15\%$ over the -40°C to $+85^\circ\text{C}$ temperature range and is not a function of package or voltage rating.




Figure 52. Capacitance vs. Voltage Characteristic

Use the following equation to determine the worst-case capacitance accounting for capacitor variation over temperature, component tolerance, and voltage:

$$C_{EFF} = C_{BIAS} \times (1 - TEMPCO) \times (1 - TOL)$$

where:

C_{BIAS} is the effective capacitance at the operating voltage.

$TEMPCO$ is the worst-case capacitor temperature coefficient.

TOL is the worst-case component tolerance.

In this example, the worst-case temperature coefficient ($TEMPCO$) over -40°C to $+85^\circ\text{C}$ is assumed to be 15% for an X5R dielectric. The tolerance of the capacitor (TOL) is assumed to be 10%, and C_{BIAS} is 0.85 μ F at 1.8 V as shown in Figure 52.

Substituting these values into the following equation,

$$C_{EFF} = 0.85 \mu\text{F} \times (1 - 0.15) \times (1 - 0.1) = 0.65 \mu\text{F}$$

Therefore, the capacitor chosen in this example meets the minimum capacitance requirement of the LDO over temperature and tolerance at the chosen output voltage.

To guarantee the performance of the ADP5034, it is imperative that the effects of dc bias, temperature, and tolerances on the behavior of the capacitors be evaluated for each application.

POWER DISSIPATION AND THERMAL CONSIDERATIONS

The ADP5034 is a highly efficient μ PMU, and, in most cases, the power dissipated in the device is not a concern. However, if the device operates at high ambient temperatures and maximum loading condition, the junction temperature can reach the maximum allowable operating limit (125°C).

When the temperature exceeds 150°C, the ADP5034 turns off all the regulators, allowing the device to cool down. When the die temperature falls below 130°C, the ADP5034 resumes normal operation.

This section provides guidelines to calculate the power dissipated in the device and ensure that the ADP5034 operates below the maximum allowable junction temperature.

The efficiency for each regulator on the ADP5034 is given by

$$\eta = \frac{P_{OUT}}{P_{IN}} \times 100\% \quad (1)$$

where:

η is the efficiency.

P_{IN} is the input power.

P_{OUT} is the output power.

Power loss is given by

$$P_{LOSS} = P_{IN} - P_{OUT} \quad (2a)$$

or

$$P_{LOSS} = P_{OUT} (1 - \eta) / \eta \quad (2b)$$

Power dissipation can be calculated in several ways. The most intuitive and practical is to measure the power dissipated at the input and all the outputs. Perform the measurements at the worst-case conditions (voltages, currents, and temperature). The difference between input and output power is dissipated in the device and the inductor. Use Equation 4 to derive the power lost in the inductor and, from this, use Equation 3 to calculate the power dissipation in the ADP5034 buck converter.

A second method to estimate the power dissipation uses the efficiency curves provided for the buck regulator, and the power lost on each LDO can be calculated using Equation 12. When the buck efficiency is known, use Equation 2b to derive the total power lost in the buck regulator and inductor, use Equation 4 to derive the power lost in the inductor, and then calculate the power dissipation in the buck converter using Equation 3. Add the power dissipated in the buck and in the two LDOs to find the total dissipated power.

Note that the buck efficiency curves are typical values and may not be provided for all possible combinations of V_{IN} , V_{OUT} , and I_{OUT} . To account for these variations, it is necessary to include a safety margin when calculating the power dissipated in the buck.

A third way to estimate the power dissipation is analytical and involves modeling the losses in the buck circuit provided by Equation 8 to Equation 11 and the losses in the LDO provided by Equation 12.

BUCK REGULATOR POWER DISSIPATION

The power loss of the buck regulator is approximated by

$$P_{LOSS} = P_{DBUCK} + P_L \quad (3)$$

where:

P_{DBUCK} is the power dissipation on one of the ADP5034 buck regulators.

P_L is the inductor power losses.

The inductor losses are external to the device, and they do not have any effect on the die temperature.

The inductor losses are estimated (without core losses) by

$$P_L \approx I_{OUT1(RMS)}^2 \times DCR_L \quad (4)$$

where:

DCR_L is the inductor series resistance.

$I_{OUT1(RMS)}$ is the rms load current of the buck regulator.

$$I_{OUT1(RMS)} = I_{OUT1} \times \sqrt{1 + \frac{r}{12}} \quad (5)$$

where r is the normalized inductor ripple current.

$$r = V_{OUT1} \times (1 - D) / (I_{OUT1} \times L \times f_{SW}) \quad (6)$$

where:

L is the inductance.

f_{SW} is the switching frequency.

D is the duty cycle.

$$D = V_{OUT1} / V_{IN1} \quad (7)$$

ADP5034 buck regulator power dissipation, P_{DBUCK} , includes the power switch conductive losses, the switch losses, and the transition losses of each channel. There are other sources of loss, but these are generally less significant at high output load currents, where the thermal limit of the application is. Equation 8 captures the calculation that must be made to estimate the power dissipation in the buck regulator.

$$P_{DBUCK} = P_{COND} + P_{SW} + P_{TRAN} \quad (8)$$

The power switch conductive losses are due to the output current, I_{OUT1} , flowing through the P-MOSFET and the N-MOSFET power switches that have internal resistance, $R_{DS_{ON-P}}$ and $R_{DS_{ON-N}}$. The amount of conductive power loss is found by

$$P_{COND} = [R_{DS_{ON-P}} \times D + R_{DS_{ON-N}} \times (1 - D)] \times I_{OUT1(RMS)}^2 \quad (9)$$

where $R_{DS_{ON-P}}$ is approximately 0.2 Ω , and $R_{DS_{ON-N}}$ is approximately 0.16 Ω at 25°C junction temperature and $V_{IN1} = V_{IN2} = 3.6$ V. At $V_{IN1} = V_{IN2} = 2.3$ V, these values change to 0.31 Ω and 0.21 Ω , respectively, and at $V_{IN1} = V_{IN2} = 5.5$ V, the values are 0.16 Ω and 0.14 Ω , respectively.

Switching losses are associated with the current drawn by the driver to turn on and turn off the power devices at the switching frequency. The amount of switching power loss is given by

$$P_{SW} = (C_{GATE-P} + C_{GATE-N}) \times V_{INI}^2 \times f_{SW} \quad (10)$$

where:

C_{GATE-P} is the P-MOSFET gate capacitance.

C_{GATE-N} is the N-MOSFET gate capacitance.

For the ADP5034, the total of ($C_{GATE-P} + C_{GATE-N}$) is approximately 150 pF.

The transition losses occur because the P-channel power MOSFET cannot be turned on or off instantaneously, and the SW node takes some time to slew from near ground to near V_{OUT1} (and from V_{OUT1} to ground). The amount of transition loss is calculated by

$$P_{TRAN} = V_{INI} \times I_{OUT1} \times (t_{RISE} + t_{FALL}) \times f_{SW} \quad (11)$$

where t_{RISE} and t_{FALL} are the rise time and the fall time of the switching node, SW. For the ADP5034, the rise and fall times of SW are in the order of 5 ns.

If the preceding equations and parameters are used for estimating the converter efficiency, it must be noted that the equations do not describe all of the converter losses, and the parameter values given are typical numbers. The converter performance also depends on the choice of passive components and board layout; therefore, a sufficient safety margin should be included in the estimate.

LDO Regulator Power Dissipation

The power loss of a LDO regulator is given by

$$P_{DLDO} = [(V_{IN} - V_{OUT}) \times I_{LOAD}] + (V_{IN} \times I_{GND}) \quad (12)$$

where:

I_{LOAD} is the load current of the LDO regulator.

V_{IN} and V_{OUT} are input and output voltages of the LDO, respectively.

I_{GND} is the ground current of the LDO regulator.

Power dissipation due to the ground current is small and it can be ignored.

The total power dissipation in the ADP5034 simplifies to

$$P_D = P_{DBUCK1} + P_{DBUCK2} + P_{DLDO1} + P_{DLDO2} \quad (13)$$

JUNCTION TEMPERATURE

In cases where the board temperature, T_A , is known, the thermal resistance parameter, θ_{JA} , can be used to estimate the junction temperature rise. T_J is calculated from T_A and P_D using the formula

$$T_J = T_A + (P_D \times \theta_{JA}) \quad (14)$$

Refer to Table 7 for the thermal resistance values of the LFCSP and TSSOP packages. A very important factor to consider is that θ_{JA} is based on a 4-layer 4 in × 3 in, 2.5 oz copper, as per JEDEC standard, and real applications may use different sizes and layers. It is important to maximize the copper used to remove the heat from the device. Copper exposed to air dissipates heat better than copper used in the inner layers. The exposed pad should be connected to the ground plane with several vias.

If the case temperature can be measured, the junction temperature is calculated by

$$T_J = T_C + (P_D \times \theta_{JC}) \quad (15)$$

where T_C is the case temperature and θ_{JC} is the junction-to-case thermal resistance provided in Table 7.

When designing an application for a particular ambient temperature range, calculate the expected ADP5034 power dissipation (P_D) due to the losses of all channels by using the Equation 8 to Equation 13. From this power calculation, the junction temperature, T_J , can be estimated using Equation 14.

The reliable operation of the converter and the two LDO regulators can be achieved only if the estimated die junction temperature of the ADP5034 (Equation 14) is less than 125°C. Reliability and mean time between failures (MTBF) are highly affected by increasing the junction temperature. Additional information about product reliability can be found from the *ADI Reliability Handbook*, which can be found at www.analog.com/reliability_handbook.

PCB LAYOUT GUIDELINES

Poor layout can affect ADP5034 performance, causing electromagnetic interference (EMI) and electromagnetic compatibility (EMC) problems, ground bounce, and voltage losses. Poor layout can also affect regulation and stability. A good layout is implemented using the following guidelines. Also, refer to the [UG-271](#) and UG-439 user guide.

- Place the inductor, input capacitor, and output capacitor close to the IC using short tracks. These components carry high switching frequencies, and large tracks act as antennas.
- Route the output voltage path away from the inductor and SW node to minimize noise and magnetic interference.
- Maximize the size of ground metal on the component side to help with thermal dissipation.
- Use a ground plane with several vias connecting to the component side ground to further reduce noise interference on sensitive circuit nodes.
- Connect VIN1, VIN2, and AVIN together close to the IC using short tracks.

TYPICAL APPLICATION SCHEMATICS




Figure 53. ADP5034 Fixed Output Voltages with Enable Pins





Figure 54. ADP5034 Adjustable Output Voltages with Enable Pins

BILL OF MATERIALS

Table 13.

Reference	Value	Part Number	Vendor	Package or Dimension (mm)
C _{AVIN}	0.1 µF, X5R, 6.3 V	JMK105BJ104MV-F	Taiyo-Yuden	0402
C3, C4, C7, C8	1 µF, X5R, 6.3 V	LMK105BJ105MV-F	Taiyo-Yuden	0402
C1, C2	4.7 µF, X5R, 6.3 V	ECJ-0EB0J475M	Panasonic-ECG	0402
C5, C6	10 µF, X5R, 6.3 V	JMK107BJ106MA-T	Taiyo-Yuden	0603
L1, L2	1 µH, 0.18 Ω, 850 mA	BRC1608T1R0M	Taiyo-Yuden	0603
	1 µH, 0.085 Ω, 1400 mA	LQM2MPN1R0NG0B	Murata	2.0 × 1.6 × 0.9
	1 µH, 0.09 Ω, 1500 mA	LQM2HPN1R0MJ0L	Murata	2.5 × 2.0 × 1.1
	1 µH, 0.059 Ω, 900 mA	EPL2014-102ML	Coilcraft	2.0 × 2.0 × 1.4
	1 µH, 0.086 Ω, 1350 mA	MDT2520-CN	Toko	2.5 × 2.0 × 1.2
IC1	Four-regulator micro PMU	ADP5034	Analog Devices	24-lead LFCSP

OUTLINE DIMENSIONS




COMPLIANT TO JEDEC STANDARDS MO-220-WGGD-8.

Figure 55. 24-Lead Lead Frame Chip Scale Package [LFCSP_WQ]
4 mm × 4 mm Body, Very Very Thin Quad
(CP-24-10)

Dimensions shown in millimeters

06-11-2012-A



COMPLIANT TO JEDEC STANDARDS MO-153-AET

Figure 55. 28-Lead Thin Shrink Small Outline with Exposed Pad Package [TSSOP_EP]
9.7 mm × 6.4 mm Body, (RE-28-1)
Dimensions shown in millimeters

02-23-2012-A

ORDERING GUIDE

Model ¹	Temperature Range	Output Voltage (V) ²	UVLO ³	Active Pull-Down ⁴	Package Description	Package Option
ADP5034ACPZ-R2	−40°C to +125°C	Adjustable	Low	Enabled on buck channels only	24-Lead Lead Frame Chip Scale Package (LFCSP_WQ)	CP-24-10
ADP5034ACPZ-R7	−40°C to +125°C	Adjustable	Low	Enabled on buck channels only	24-Lead Lead Frame Chip Scale Package (LFCSP_WQ)	CP-24-10
ADP5034ACPZ-1-R7	−40°C to +125°C	VOUT1 = 1.2 V VOUT2 = 3.3 V VOUT3 = 2.8 V VOUT4 = 1.8 V	Low	Enabled on buck channels only	24-Lead Lead Frame Chip Scale Package (LFCSP_WQ)	CP-24-10
ADP5034ACPZ-2-R7	−40°C to +125°C	Adjustable	High	Enabled on buck channels only	24-Lead Lead Frame Chip Scale Package (LFCSP_WQ)	CP-24-10
ADP5034ACPZ-3-R7	−40°C to +125°C	Adjustable	High	Enabled on all channels	24-Lead Lead Frame Chip Scale Package (LFCSP_WQ)	CP-24-10
ADP5034AREZ	−40°C to +125°C	Adjustable	Low	Enabled on all channels	28-Lead TSSOP Package (TSSOP_EP)	RE-28-1
ADP5034AREZ-R7	−40°C to +125°C	Adjustable	Low	Enabled on all channels	28-Lead TSSOP Package (TSSOP_EP)	RE-28-1
ADP5034AREZ-1	−40°C to +125°C	Adjustable	High	Enabled on all channels	28-Lead TSSOP Package (TSSOP_EP)	RE-28-1
ADP5034AREZ-1-R7	−40°C to +125°C	Adjustable	High	Enabled on all channels	28-Lead TSSOP Package (TSSOP_EP)	RE-28-1
ADP5034-1-EVALZ					Evaluation Board for ADP5034ACPZ-R7	
ADP5034RE-EVALZ					Evaluation Board for ADP5034AREZ-R7	

¹ Z = RoHS Compliant Part.

² For additional options, contact a local sales or distribution representative. Additional options available are:

BUCK1 and BUCK2: 3.3 V, 3.0 V, 2.8 V, 2.5 V, 2.3 V, 2.0 V, 1.8 V, 1.6 V, 1.5 V, 1.4 V, 1.3 V, 1.2 V, 1.1 V, 1.0 V, 0.9 V, or adjustable.

LDO1 and LDO2: 3.3 V, 3.0 V, 2.8 V, 2.5 V, 2.25 V, 2.0 V, 1.8 V, 1.7 V, 1.6 V, 1.5 V, 1.2 V, 1.1 V, 1.0 V, 0.9 V, 0.8 V, or adjustable.

³ UVLO: low or high.

⁴ BUCK1, BUCK2, both LDO1 and LDO2: Active pull-down resistor is programmable to be either enabled or disabled.