TABLE OF CONTENTS

Features	I
Applications	1
Functional Block Diagram	1
General Description	1
Revision History	2
Specifications	3
Timing Specifications	5
Package Characteristics	6
Regulatory Information	6
Insulation and Safety-Related Specifications	6
VDE 0884-2 Insulation Characteristics	7
Absolute Maximum Ratings	8
ESD Caution	8
Pin Configuration and Function Descriptions	9

Typical Performance Characteristics1	0
Test Circuits	3
Circuit Description1	4
Electrical Isolation	4
Truth Tables1	4
Thermal Shutdown	4
Receiver Fail-Safe Inputs	4
Magnetic Field Immunity1	5
Applications Information10	6
PCB Layout10	6
Transformer Suppliers	6
Applications Diagram10	6
Outline Dimensions1	7
Ordering Guide1	7

REVISION HISTORY

12/07—Rev. 0 to Rev. A

Updated Format	.Universal
Changes to Features Section	1
Changes to Table 4	6
Changes to VDE 0884-2 Insulation Characteristics Sec	ction 7
Changes to PCB Section and Figure 34	16
Updated Outline Dimensions	17

1/07—Revision 0: Initial Version

SPECIFICATIONS

 $2.7~V \leq V_{\rm DD1} \leq 5.5~V,\,4.75~V \leq V_{\rm DD2} \leq 5.25~V,\,T_{\rm A}$ = $T_{\rm MIN}$ to $T_{\rm MAX},$ unless otherwise noted.

Table 1.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
DRIVER					
Differential Outputs					
Differential Output Voltage, Vod			5	V	R = ∞, see Figure 21
	2.1		5	V	R = 50 Ω (RS-422), see Figure 21
	2.1		5	V	$R = 27 \Omega$ (RS-485), see Figure 21
	2.1		5	V	$V_{TST} = -7 \text{ V to } +12 \text{ V}, V_{DD1} \ge 4.75 \text{ V}, \text{ see Figure } 22$
$\Delta V_{OD} $ for Complementary Output States			0.2	V	$R = 27 \Omega$ or 50 Ω, see Figure 21
Common-Mode Output Voltage, Voc			3	V	$R = 27 \Omega$ or 50 Ω, see Figure 21
$\Delta V_{OC} $ for Complementary Output States			0.2	V	$R = 27 \Omega$ or 50 Ω, see Figure 21
Output Short-Circuit Current, V _{OUT} = High	60		200	mA	$-7 \text{ V} \leq \text{V}_{\text{OUT}} \leq +12 \text{ V}$
Output Short-Circuit Current, Vout = Low	60		200	mA	$-7 \text{ V} \leq \text{V}_{\text{OUT}} \leq +12 \text{ V}$
Bus Enable Output					
Output High Voltage	$V_{DD2} - 0.1$			V	$I_{ODE} = 20 \mu A$
	$V_{DD2} - 0.3$	$V_{\text{DD2}} - 0.1$		V	l _{ODE} = 1.6 mA
	$V_{DD2} - 0.4$	$V_{\text{DD2}} - 0.2$		V	I _{ODE} = 4 mA
Output Low Voltage			0.1	V	$I_{ODE} = -20 \mu\text{A}$
		0.1	0.3	V	$I_{ODE} = -1.6 \text{ mA}$
		0.2	0.4	V	$I_{ODE} = -4 \text{ mA}$
Logic Inputs					
Input High Voltage	$0.7 V_{DD1}$			V	TxD, RTS, RE
Input Low Voltage			$0.25V_{DD1}$	V	TxD, RTS, RE
CMOS Logic Input Current (TxD, RTS, RE)	-10	+0.01	+10	μΑ	TxD , RTS, $\overline{RE} = V_{DD1}$ or 0 V
RECEIVER					
Differential Inputs					
Differential Input Threshold Voltage, V _{TH}	-200		+200	mV	$-7 \text{ V} \leq \text{V}_{\text{CM}} \leq +12 \text{V}$
Input Hysteresis		70		mV	$-7 \text{ V} \leq \text{V}_{\text{CM}} \leq +12 \text{V}$
Input Resistance (A, B)	20	30		kΩ	$-7 \text{ V} \leq \text{V}_{\text{CM}} \leq +12 \text{V}$
Input Current (A, B)			0.6	mA	$V_{IN} = +12 V$
			-0.35	mA	$V_{IN} = -7 V$
RxD Logic Output					
Output High Voltage	$V_{DD1} - 0.1$			V	$I_{OUT} = +20 \mu A, V_A - V_B = +0.2 V$
	$V_{DD1}-0.4$	$V_{\text{DD1}}-0.2$		V	$I_{OUT} = +1.5 \text{ mA}, V_A - V_B = +0.2 \text{ V}$
Output Low Voltage			0.1	V	$I_{OUT} = -20 \mu A, V_A - V_B = -0.2 V$
		0.2	0.4	V	$I_{OUT} = -4 \text{ mA}, V_A - V_B = -0.2 \text{ V}$
Output Short-Circuit Current	7		85	mA	$V_{OUT} = GND \text{ or } V_{CC}$
Tristate Output Leakage Current			±1	μΑ	$0.4 \text{ V} \leq \text{V}_{\text{OUT}} \leq 2.4 \text{ V}$
TRANSFORMER DRIVER		_			
Oscillator Frequency	400	500	600	kHz	$V_{DD1} = 5.5 V$
	230	330	430	kHz	$V_{DD1} = 3.3 \text{ V}$
Switch-On Resistance		0.5	1.5	Ω	
Start-Up Voltage		2.2	2.5	V	

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
POWER SUPPLY CURRENT					
Logic Side			2.5	mA	$RTS = 0 \text{ V}, V_{DD1} = 5.5 \text{ V}$
		2.3		mA	2.5 Mbps , $V_{DD1} = 5.5 \text{ V}$, see Figure 23
		5.0	6.5	mA	16 Mbps, V _{DD1} = 5.5 V, see Figure 23
		1.26		mA	$RTS = 0 \text{ V}, V_{DD1} = 3.3 \text{ V}$
		1.5		mA	2.5 Mbps , $V_{DD1} = 3.3 \text{ V}$, see Figure 23
		2.9		mA	16 Mbps, V _{DD1} = 3.3 V, see Figure 23
Bus Side		1.7	2.5	mA	RTS = 0 V
		49.0		mA	2.5 Mbps, RTS = V _{DD1} , see Figure 23 for load conditions
		55.0	75.0	mA	16 Mbps, RTS = V _{DD1} , see Figure 23 for load conditions
COMMON-MODE TRANSIENT IMMUNITY ¹	25			kV/μs	Transient magnitude = 800 V, V _{CM} = 1 kV
HIGH FREQUENCY COMMON-MODE NOISE IMMUNITY		100		mV	$V_{HF} = +5 \text{ V}, -2 \text{ V} < V_{TEST2} < +7 \text{ V},$ 1 MHz < $f_{TEST} < 50 \text{ MHz}$, see Figure 24

¹ CM is the maximum common-mode voltage slew rate that can be sustained while maintaining specification-compliant operation. V_{CM} is the common-mode potential difference between the logic and bus sides. The transient magnitude is the range over which the common mode is slewed. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

TIMING SPECIFICATIONS

 $2.7~V \leq V_{DD1} \leq 5.5~V,\,4.75~V \leq V_{DD2} \leq 5.25~V,\,T_A = T_{MIN}~to~T_{MAX},\,unless~otherwise~noted.$

Table 2.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
DRIVER					
Maximum Data Rate	16			Mbps	
Propagation Delay Input-to-Output					
t _{PLH} , t _{PHL}	25	45	55	ns	$R_{LDIFF} = 54 \Omega$, $C_{L1} = C_{L2} = 100 \text{ pF}$, see Figure 25
RTS-to-DE OUT Propagation Delay	20	35	55	ns	See Figure 26
Driver Output-to-Output, t _{SKEW}		2	5	ns	$R_{LDIFF} = 54 \Omega$, $C_{L1} = C_{L2} = 100 pF$, see Figure 2 and Figure 25
Rise/Fall Time, t _R , t _F		5	15	ns	$R_{LDIFF} = 54 \Omega$, $C_{L1} = C_{L2} = 100 pF$, see Figure 2 and Figure 25
Enable Time		43	53	ns	See Figure 4 and Figure 27
Disable Time		43	55	ns	See Figure 4 and Figure 27
Enable Skew, $ t_{AZH} - t_{BZL} $, $ t_{AZL} - t_{BZH} $		1	3	ns	See Figure 4 and Figure 27
Disable Skew, $ t_{AHZ} - t_{BLZ} $, $ t_{ALZ} - t_{BHZ} $		2	5	ns	See Figure 4 and Figure 27
RECEIVER					
Propagation Delay, t _{PLH} , t _{PHL}	25	45	55	ns	$C_L = 15$ pF, see Figure 3 and Figure 28
Differential Skew, t _{SKEW}			5	ns	$C_L = 15$ pF, see Figure 3 and Figure 28
Enable Time		3	13	ns	$R_L = 1 \text{ k}\Omega$, $C_L = 15 \text{ pF}$, see Figure 5 and Figure 29
Disable Time		3	13	ns	$R_L = 1 \text{ k}\Omega$, $C_L = 15 \text{ pF}$, see Figure 5 and Figure 29

Timing Diagrams




Figure 2. Driver Propagation Delay, Rise/Fall Timing




Figure 3. Receiver Propagation Delay




Figure 4. Driver Enable/Disable Timing




Figure 5. Receiver Enable/Disable Timing

PACKAGE CHARACTERISTICS

Table 3.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Resistance (Input-to-Output) ¹	R _{I-O}		10 ¹²		Ω	
Capacitance (Input-to-Output) ¹	C _{I-O}		3		pF	f = 1 MHz
Input Capacitance ²	Cı		4		рF	
Input IC Junction-to-Case Thermal Resistance	θ_{JCI}		33		°C/W	Thermocouple located at center of package underside
Output IC Junction-to-Case Thermal Resistance	θιςο		28		°C/W	Thermocouple located at center of package underside

¹ Device considered a 2-terminal device: Pin 1 to Pin 8 are shorted together and Pin 9 to Pin 16 are shorted together.

REGULATORY INFORMATION

Table 4. ADM2485 Approvals

Organization	Approval Type	Notes
UL	Recognized under the Component Recognition Program of Underwriters Laboratories, Inc.	In accordance with UL 1577, each ADM2485 is proof tested by applying an insulation test voltage \geq 3000 V rms for 1 second (current leakage detection limit = 5 μ A).
VDE	Certified according to DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12	In accordance with DIN V VDE V 0884-10, each ADM2485 is proof tested by applying an insulation test voltage ≥1050 V peak for 1 second (partial discharge detection limit = 5 pC).

INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 5.

Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage		2500	V rms	1-minute duration
Minimum External Air Gap (External Clearance)	L(I01)	5.15 min	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(102)	5.5 min	mm	Measured from input terminals to output terminals, shortest distance along body
Minimum Internal Gap (Internal Clearance)		0.017 min	mm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>175	V	DIN IEC 112/VDE 0303-1
Isolation Group		Illa		Material Group (DIN VDE 0110: 1989-01, Table 1)

² Input capacitance is from any input data pin to ground.

VDE 0884-2 INSULATION CHARACTERISTICS

This isolator is suitable for basic electrical isolation only within the safety limit data. Maintenance of the safety data must be ensured by means of protective circuits.

An asterisk (*) on packages denotes DIN V VDE V 0884-10 approval.

Table 6.

Description	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110 for Rated Mains Voltage			
≤150 V rms		I to IV	
≤300 V rms		I to III	
≤400 V rms		l to II	
Climatic Classification		40/85/21	
Pollution Degree (DIN VDE 0110: 1989-01, Table 1)		2	
Maximum Working Insulation Voltage	V _{IORM}	560	V peak
Input-to-Output Test Voltage	V_{PR}		
Method B1: $V_{IORM} \times 1.875 = V_{PR}$, 100% Production Tested, $t_m = 1$ sec, Partial Discharge < 5 pC		1050	V peak
Method A (After Environmental Tests, Subgroup 1): $V_{IORM} \times 1.6 = V_{PR}$, $t_m = 60$ sec, Partial Discharge <5 pC		896	V peak
Method A (After Input and/or Safety Test, Subgroup 2/3): $V_{IORM} \times 1.2 = V_{PR}$, $t_m = 60$ sec, Partial Discharge <5 pC		672	V peak
Highest Allowable Overvoltage ¹	V_{TR}	4000	V peak
Safety-Limiting Values ²			
Case Temperature	Ts	150	°C
Input Current	I _{S, INPUT}	265	mA
Output Current	Is, output	335	mA
Insulation Resistance at Ts ³	Rs	>109	Ω

 $^{^1}$ Transient overvoltage, $t_{TR} = 10$ sec. 2 The safety-limiting value is the maximum value allowed in the event of a failure. See Figure 14 for the thermal derating curve.

 $^{^{3}}$ $V_{10} = 500 \dot{V}$.

ABSOLUTE MAXIMUM RATINGS

 T_{A} = 25°C, unless otherwise noted. All voltages are relative to their respective grounds.

Table 7.

Parameter	Rating
V_{DD1}	−0.5 V to +6 V
V_{DD2}	−0.5 V to +6 V
Digital Input Voltage (RTS, RE, TxD)	$-0.5 \text{ V to V}_{DD1} + 0.5 \text{ V}$
Digital Output Voltage	
RxD	$-0.5 \text{ V to V}_{DD1} + 0.5 \text{ V}$
DE OUT	$-0.5 \text{ V to V}_{DD2} + 0.5 \text{ V}$
D1, D2	13 V
Driver Output/Receiver Input Voltage	−9 V to +14 V
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	−55°C to +150°C
Average Output Current per Pin	-35 mA to +35 mA
θ_{JA} Thermal Impedance	73°C/W
Lead Temperature	
Soldering (10 sec)	300°C
Vapor Phase (60 sec)	215℃
Infrared (15 sec)	220°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 6. Pin Configuration

Table 8. Pin Function Description

Pin No.	Mnemonic	Function
1	D1	Transformer Driver Terminal 1.
2	D2	Transformer Driver Terminal 2.
3	GND ₁	Ground, Logic Side.
4	V_{DD1}	Power Supply, Logic Side (3.3 V or 5 V). Decoupling capacitor to GND ₁ required; capacitor value should be between 0.01 μ F and 0.1 μ F.
5	RxD	Receiver Output Data. This output is high when $(A - B) > 200 \text{ mV}$ and low when $(A - B) < -200 \text{ mV}$. The output is tristated when the receiver is disabled, that is, when $\overline{\text{RE}}$ is driven high.
6	RE	Receiver Enable Input. This is an active-low input. Driving this input low enables the receiver; driving it high disables the receiver.
7	RTS	Driver Enable Input. Driving this input high enables the driver; driving it low disables the driver.
8	TxD	Driver Input. Data to be transmitted by the driver is applied to this input.
9, 11, 14, 15	GND ₂	Ground, Bus Side.
10	DE OUT	Driver Enable Status Output.
12	A	Noninverting Driver Output/Receiver Input. When the driver is disabled or V _{DD1} or V _{DD2} is powered down, Pin A is put in a high impedance state to avoid overloading the bus.
13	В	Inverting Driver Output/Receiver Input. When the driver is disabled or V _{DD1} or V _{DD2} is powered down, Pin B is put in a high impedance state to avoid overloading the bus.
16	V_{DD2}	Power Supply, Bus Side (Isolated 5 V Supply). Decoupling capacitor to GND ₂ required; capacitor value should be between 0.01 μF and 0.1 μF.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 7. Unloaded Supply Current vs. Temperature




Figure 8. Logic Side Supply Current ($I_{DD1} = 1 \text{ mA}$) vs. Temperature




Figure 9. Bus Side Supply Current ($I_{DD2} = 2 \text{ mA}$) vs. Temperature




Figure 10. Driver Propagation Delay vs. Temperature




Figure 11. Receiver Propagation Delay vs. Temperature




Figure 12. Driver/Receiver Propagation Delay, Low to High $(R_{LDIFF} = 54 \Omega, C_{L1} = C_{L2} = 100 \text{ pF})$




Figure 13. Driver/Receiver Propagation Delay, High to Low $(R_{LDIFF} = 54 \Omega, C_{L1} = C_{L2} = 100 pF)$




Figure 14. Thermal Derating Curve, Dependence of Safety-Limiting Values with Case Temperature per VDE 0884-2




Figure 15. Output Current vs. Receiver Output High Voltage




Figure 16. Output Current vs. Receiver Output Low Voltage




Figure 17. Receiver Output High Voltage vs. Temperature ($I_{DD2} = -4 \text{ mA}$)




Figure 18. Receiver Output Low Voltage vs. Temperature ($I_{DD2} = -4 \text{ mA}$)




Figure 19. Switching Waveforms (50 Ω Pull-Up to V_{DD1} on D1 and D2)




Figure 20. Switching Waveforms (Break-Before-Make, 50 Ω Pull-Up to V_{DD1} on D1 and D2)

TEST CIRCUITS




Figure 21. Driver Voltage Measurement




Figure 22. Driver Voltage Measurement




Figure 23. Supply-Current Measurement Test Circuit




Figure 24. High Frequency, Common-Mode Noise Test Circuit




Figure 25. Driver Propagation Delay




Figure 26. RTS to DE OUT Propagation Delay




Figure 27. Driver Enable/Disable




Figure 28. Receiver Propagation Delay




Figure 29. Receiver Enable/Disable

CIRCUIT DESCRIPTION ELECTRICAL ISOLATION

In the ADM2485, electrical isolation is implemented on the logic side of the interface. Therefore, the part has two main sections: a digital isolation section and a transceiver section (see Figure 30). Driver input and data enable, applied to the TxD and RTS pins, respectively, and referenced to logic ground (GND_1) , are coupled across an isolation barrier to appear at the transceiver section referenced to isolated ground (GND_2) . Similarly, the receiver output, referenced to isolated ground in the transceiver section, is coupled across the isolation barrier to appear at the RxD pin referenced to logic ground.

iCoupler Technology

The digital signals are transmitted across the isolation barrier using *i*Coupler technology. This technique uses chip-scale transformer windings to couple the digital signals magnetically from one side of the barrier to the other. Digital inputs are encoded into waveforms that are capable of exciting the primary transformer winding. At the secondary winding, the induced waveforms are then decoded into the binary value that was originally transmitted.




Figure 30. ADM2485 Digital Isolation and Transceiver Sections

TRUTH TABLES

Table 10 and Table 11 use the abbreviations found in Table 9.

Table 9. Truth Table Abbreviations

Letter	Description
Н	High level
1	Indeterminate
L	Low level
Χ	Irrelevant
Z	High impedance (off)
NC	Disconnected

Table 10. Transmitting

Supply Status		Inputs		Outputs		
V_{DD1}	V _{DD2}	RTS	TxD	Α	В	DE OUT
On	On	Н	Н	Н	L	Н
On	On	Н	L	L	Н	Н
On	On	L	Х	Z	Z	L
On	Off	Χ	Х	Z	Z	L
Off	On	Χ	Х	Z	Z	L
Off	Off	Χ	Х	Z	Z	L

Table 11. Receiving

Supp	y Status	Input	Outp	Outputs		
V_{DD1}	V _{DD2}	A – B	RE	RxD		
On	On	>+0.2 V	L or NC	Н		
On	On	<-0.2 V	L or NC	L		
On	On	-0.2 V < A - B < +0.2 V	L or NC	1		
On	On	Inputs open	L or NC	Н		
On	On	X	Н	Z		
On	Off	X	L or NC	Н		
Off	On	Х	L or NC	Н		
Off	Off	Х	L or NC	L		

THERMAL SHUTDOWN

The ADM2485 contains thermal shutdown circuitry that protects the part from excessive power dissipation during fault conditions. Shorting the driver outputs to a low impedance source can result in high driver currents. The thermal sensing circuitry detects the increase in die temperature under this condition and disables the driver outputs. This circuitry is designed to disable the driver outputs when a die temperature of 150°C is reached. As the device cools, the drivers are re-enabled at a temperature of 140°C.

RECEIVER FAIL-SAFE INPUTS

The receiver input includes a fail-safe feature that guarantees a Logic high RxD output when the A and B inputs are floating or open-circuited.

MAGNETIC FIELD IMMUNITY

Because *i*Couplers use a coreless technology, no magnetic components are present and the problem of magnetic saturation of the core material does not exist. Therefore, *i*Couplers have essentially infinite dc field immunity. The following analysis defines the conditions under which this can occur. The ADM2485 3.3 V operating condition is examined because it represents the most susceptible mode of operation.

The limitation on the *i*Coupler ac magnetic field immunity is set by the condition in which the induced error voltage in the receiving coil (the bottom coil, in this case) is made sufficiently large, either to falsely set or reset the decoder. The voltage induced across the bottom coil is given by

$$V = \left(\frac{-d\beta}{dt}\right) \sum \pi r_n^2 \; ; \; n = 1, 2 \dots N$$
 (1)

where, if the pulses at the transformer output are greater than 1.0 V in amplitude:

 β is the magnetic flux density (gauss).

N is the number of turns in the receiving coil.

 r_n is the radius of nth turn in the receiving coil (cm).

The decoder has a sensing threshold of about 0.5 V; therefore, there is a 0.5 V margin where induced voltages can be tolerated.

Given the geometry of the receiving coil and an imposed requirement that the induced voltage is, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated, as shown in Figure 31.




Figure 31. Maximum Allowable External Magnetic Flux Density vs. Magnetic Field Frequency

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kGauss induces a voltage of 0.25 V at the receiving coil, which is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse and it is the worst-case polarity, it reduces the received pulse from $>1.0~\rm V$ to 0.75 V, still well above the 0.5 V sensing threshold of the decoder.

Figure 32 shows the magnetic flux density values in terms of more familiar quantities, such as maximum allowable current flow at given distances from the ADM2485 transformers.




Figure 32. Maximum Allowable Current for Various Current-to-ADM2485 Spacings

At combinations of strong magnetic field and high frequency, any loops formed by printed circuit board (PCB) traces could induce sufficiently large error voltages to trigger the thresholds of succeeding circuitry. Care must be taken in the layout of such traces to avoid this possibility.

APPLICATIONS INFORMATION PCB LAYOUT

The ADM2485 isolated RS-485 transceiver requires no external interface circuitry for the logic interfaces. Power supply bypassing is required at the input and output supply pins (see Figure 33).

Bypass capacitors are most conveniently connected between Pin 3 and Pin 4 for $V_{\rm DD1}$ and between Pin 15 and Pin 16 for $V_{\rm DD2}.$ The capacitor value must be between 0.01 μF and 0.1 μF . The total lead length between both ends of the capacitor and the input power supply pin must not exceed 20 mm.

Bypassing between Pin 9 and Pin 16 is also recommended unless the ground wires on the V_{DD2} side are connected close to the package.




Figure 33. Recommended Printed Circuit Board Layout

In applications involving high common-mode transients, care must be taken to ensure that board coupling across the isolation barrier is minimized. Furthermore, the board layout must be designed such that any coupling that does occur equally affects all pins on a given component side.

Failure to ensure this can cause voltage differentials between pins exceeding the device absolute maximum ratings, thereby leading to latch-up or permanent damage.

TRANSFORMER SUPPLIERS

The transformer primarily used with the ADM2485 must be a center-tapped transformer winding. The turns ratio of the transformer must be set to provide the minimum required output voltage at the maximum anticipated load with the minimum input voltage. Table 12 shows ADM2485 transformer suppliers.

Table 12. Transformer Suppliers

Manufacturer	Primary Voltage 3.3 V	Primary Voltage 5 V
Coilcraft	DA2304-AL	DA2303-AL
C&D Technologies	782485/35C	782485/55C

APPLICATIONS DIAGRAM

The ADM2485 integrates a transformer driver that, when used with an external transformer and LDO, generates an isolated 5 V power supply, to be supplied between V_{DD2} and GND₂.

D1 and D2 of the ADM2485 drive the center-tapped Transformer T1. A pair of Schottky diodes and a smoothing capacitor is used to create a rectified signal from the secondary winding. The ADP3330 linear voltage regulator provides a regulated 5 V power supply to the ADM2485 bus-side circuitry (VDD2), as shown in Figure 34.

When the ADM2485 is powered by 3.3 V on the logic side, a 1CT:2.2CT Transformer T1 is required to step up the 3.3 V to 6 V, ensuring enough headroom for the ADP3330 LDO to output a regulated 5 V output.

If ADM2485 is powered by 5 V on the logic side, a 1CT:1.5CT Transformer T1 is required, ensuring enough headroom for the ADP3330 LDO to output a regulated 5 V output.





Figure 34. Applications Diagram

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-013-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 35. 16-Lead Standard Small Outline Package [SOIC_W] Wide Body (RW-16) Dimensions shown in millimeters and (inches)

ORDERING GUIDE

Model	Data Rate (Mbps)	Temperature Range	Package Description	Package Option
ADM2485BRWZ ¹	16	−40°C to +85°C	16-Lead SOIC_W	RW-16
ADM2485BRWZ-REEL7 ¹	16	−40°C to +85°C	16-Lead SOIC_W	RW-16

¹ Z = RoHS Compliant Part.

NOTES

NOTES

٨	n	N	12	Λ	Q	5
н	v	17	I۷	4	u	J

NOTES

