# **ADM1232A**

## **TABLE OF CONTENTS**

eatures	J
Applications	]
functional Block Diagram	1
General Description	1
Revision History	2
pecifications	3
Absolute Maximum Ratings	4
ESD Caution	. 4

Pin Configuration and Function Descriptions	5
Circuit Information	6
PB RESET	6
STROBE Timeout Selection	6
TOLERANCE	6
RESET and RESET Outputs	6
Outline Dimensions	7
Ordering Guide	7

### **REVISION HISTORY**

### 1/09—Rev. 0 to Rev. A

Updated Format	Universal
Deleted RM-8, N-8, R-16 Packages	Universal
Changes to Features and General Description Sect	ions 1
Changes to Table 3	5
Changes to Tolerance Section	6
Changes to Ordering Guide	8

7/99—Revision 0: Initial Version

# **SPECIFICATIONS**

 $V_{\text{CC}}$  = full operating range,  $T_{\text{A}}$  =  $T_{\text{MIN}}$  to  $T_{\text{MAX}}$ , unless otherwise noted.

Table 1.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
TEMPERATURE RANGE	-40		+85	°C	$T_A = T_{MIN}$ to $T_{MAX}$ .
POWER SUPPLY					
Voltage	4.5	5.0	5.5	V	
Current		20	50	μA	$V_{IL}$ , $V_{IH}$ = CMOS levels.
		200	500	μΑ	$V_{IL}$ , $V_{IH} = TTL$ levels.
STROBE AND PB RESET INPUTS					
Input High Level	2.0		$V_{CC} + 0.3$	V	
Input Low Level	-0.3		+0.8	v	
INPUT LEAKAGE CURRENT	0.5		10.0	+ -	
(STROBE, TOLERANCE)	-1.0		+1.0	μΑ	
TD		1.6		μΑ	
OUTPUT CURRENT					
RESET	8	10		mA	When $V_{CC}$ is at 4.5 V to 5.5 V.
RESET, RESET	-8	-12		mA	When $V_{CC}$ is at 4.5 V to 5.5 V.
OUTPUT VOLTAGE					
RESET/RESET	V <sub>CC</sub> – 0.5	V <sub>cc</sub> – 0.1		V	While sourcing less than 500 µA, RESET remains within
	100 0.5				$0.5  \text{V}$ of $\text{V}_{\text{CC}}$ on power-down until $\text{V}_{\text{CC}}$ drops below 2.0 V.
					While sinking less than 500 μA, RESET remains within 0.5 V
					of GND on power-down until $V_{CC}$ drops below 2.0 V.
RESET/RESET High Level			0.4	V	
RESET/RESET Low Level	2.4			V	
1 V OPERATION					
RESET Output Voltage		$V_{CC} - 0.1$		V	While sourcing less than 50 μA.
RESET Output Voltage		0.1		V	While sinking less than 50 μA.
V <sub>CC</sub> TRIP POINT					
5%	4.5	4.62	4.74	V	TOLERANCE = GND.
10%	4.25	4.37	4.49	V	TOLERANCE = $V_{CC}$ .
CAPACITANCE					
Input (STROBE, TOLERANCE)			5	рF	$T_A = 25$ °C.
Output (RESET, RESET)			7	рF	$T_A = 25$ °C.
PB RESET					
Time	20			ms	PB RESET must be held low for a minimum of 20 ms to
Delay	1	4	20	ms	guarantee a reset.
RESET ACTIVE TIME	250	610	1000	ms	
STROBE					
Pulse Width	20			ns	
Timeout Period	62.5	150	250	ms	TD = 0 V.
	250	600	1000	ms	TD = floating.
	500	1200	2000	ms	$TD = V_{CC}$ .
Vcc					
Fall Time	10			μs	Guaranteed by design.
Rise Time	0			μs	Guaranteed by design.
V <sub>CC</sub> FAIL DETECT TO RESET				<u> </u>	
OUTPUT DELAY					
RESET and RESET Are					
Logically Correct			50	μs	After V <sub>CC</sub> falls below the set tolerance voltage (see Figure 7).
	250	610	1000	ms	After V <sub>CC</sub> rises above the set tolerance voltage.

## **ADM1232A**

## **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

#### Table 2.

Parameter	Rating	
Vcc	5.5 V	
Logic Inputs	$-0.3 \text{ V}$ to $V_{CC} + 0.3 \text{ V}$	
Storage Temperature Range	−65°C to +150°C	
Lead Temperature (Soldering, 10 sec)	300°C	
Vapor Phase (60 sec)	215℃	
Infrared (15 sec)	220°C	
Power Dissipation	900 μW	
Derate by 12 mW/°C Above 25°C		
$\theta_{\text{JA}}$ Thermal Impedance (Still Air)	153°C/W	

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 3. Pin Configuration

### **Table 3. Pin Function Descriptions**

Pin No.	Mnemonic	Description
1	PB RESET	Push Button Reset Input. This debounced input ignores pulses of less than 1 ms and is guaranteed to respond to pulses greater than 20 ms.
2	TD	Time Delay Set. This pin allows the user to select the maximum amount of time the ADM1232A allows the STROBE input to remain inactive (that is, STROBE is not receiving any high-to-low transitions), without forcing the ADM1232A to generate a RESET pulse. (See Table 1, the strobe timeout settings in Table 4, and Figure 6.)
3	TOLERANCE	Tolerance Input. This input determines how much the supply voltage will be allowed to decrease (as a percentage tolerance) before a RESET is asserted. Connect to V <sub>CC</sub> for 10% tolerance and GND for 5% tolerance.
4	GND	0 V ground reference for all signals.
5	RESET	Active High Logic Out <u>put. This pin is asserted when Vcc</u> decreases below the amount specified by the TOLERANCE input, or PB RESET is forced low, or if there are no high-to-low transitions within the limits set by TD at STROBE, or during power-up.
6	RESET	Open Drain, Active Low Logic Output. The inverse of RESET.
7	STROBE	The STROBE input is used to monitor the activity of a microprocessor. If there are no high-to-low transitions within the time specified by TD, a reset is asserted.
8	Vcc	Power Supply Input +5 V.

## **ADM1232A**

### **CIRCUIT INFORMATION**

### **PB RESET**

The  $\overline{\text{PB RESET}}$  input makes it possible to manually reset a system using either a standard push-button switch or a logic low input. An internal debounce circuit provides glitch immunity when used with a switch, reducing the effects of glitches on the line. The debounce circuit is guaranteed to cause the ADM1232A to assert a reset if  $\overline{\text{PB RESET}}$  is brought low for more than 20 ms and is guaranteed to ignore low inputs of less than 1 ms.





Figure 4. Typical Push-Button Reset Application



#### STROBE TIMEOUT SELECTION

TD or time delay set is used to set the strobe timeout period. The strobe timeout period is defined as being the maximum time between high-to-low transitions that STROBE accepts before a reset is asserted (see Figure 6). The strobe timeout settings are listed in Table 4.

**Table 4. Strobe Timeout Settings** 

Condition	Min	Тур	Max	Unit
TD = 0 V	62.5	150	250	ms
TD = floating	250	600	1000	ms
$TD = V_{CC}$	500	1200	2000	ms




Figure 7. Reset Output Delay

#### **TOLERANCE**


RESET

The TOLERANCE input is used to determine the level  $V_{\rm CC}$  can vary below 5 V without the ADM1232A asserting a reset. Connecting TOLERANCE to ground selects a -5% tolerance level and causes the ADM1232A to generate a reset if  $V_{\rm CC}$  falls below 4.75 V. If TOLERANCE is connected to  $V_{\rm CC}$ , a -10% tolerance level is selected and causes the ADM1232A to generate a reset if  $V_{\rm CC}$  falls below 4.5 V. Check the parameters for the  $V_{\rm CC}$  trip point in the Specifications section for more information.

#### **RESET AND RESET OUTPUTS**

While RESET is capable of sourcing and sinking current, RESET is an open drain MOSFET which sinks current only. Therefore, it is necessary to pull RESET output high.

# **OUTLINE DIMENSIONS**



#### COMPLIANT TO JEDEC STANDARDS MS-012-AA

CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 8. 8-Lead Standard Small Outline Package [SOIC\_N] Narrow Body (R-8)

Dimensions shown in millimeters and (inches)

### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
ADM1232AARNZ <sup>1</sup>	-40°C to +85°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8
ADM1232AARNZ-REEL <sup>1</sup>	-40°C to +85°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.

ADM1232A	32A	23	<b>M1</b>	AD
----------	-----	----	-----------	----

NOTES