

AD825* PRODUCT PAGE QUICK LINKS

Last Content Update: 12/18/2017

COMPARABLE PARTS

View a parametric search of comparable parts.

EVALUATION KITS

- Universal Evaluation Board for Single High Speed Operational Amplifiers

DOCUMENTATION

Application Notes

- AN-108: JFET-Input Amps are Unrivalled for Speed and Accuracy
- AN-214: Ground Rules for High Speed Circuits
- AN-356: User's Guide to Applying and Measuring Operational Amplifier Specifications
- AN-402: Replacing Output Clamping Op Amps with Input Clamping Amps
- AN-417: Fast Rail-to-Rail Operational Amplifiers Ease Design Constraints in Low Voltage High Speed Systems
- AN-581: Biasing and Decoupling Op Amps in Single Supply Applications
- AN-649: Using the Analog Devices Active Filter Design Tool

Data Sheet

- AD825: Low Cost, General-Purpose High Speed JFET Amplifier Data Sheet

User Guides

- UG-755: 8-Lead SOIC Amplifier Evaluation Board User Guide

TOOLS AND SIMULATIONS

- Analog Filter Wizard
- Analog Photodiode Wizard
- Power Dissipation vs Die Temp
- VRMS/dBm/dBu/dBV calculators
- AD825 SPICE Macro Models

REFERENCE MATERIALS

Tutorials

- MT-032: Ideal Voltage Feedback (VFB) Op Amp
- MT-033: Voltage Feedback Op Amp Gain and Bandwidth
- MT-047: Op Amp Noise
- MT-048: Op Amp Noise Relationships: 1/f Noise, RMS Noise, and Equivalent Noise Bandwidth
- MT-049: Op Amp Total Output Noise Calculations for Single-Pole System
- MT-050: Op Amp Total Output Noise Calculations for Second-Order System
- MT-052: Op Amp Noise Figure: Don't Be Misled
- MT-053: Op Amp Distortion: HD, THD, THD + N, IMD, SFDR, MTPR
- MT-056: High Speed Voltage Feedback Op Amps
- MT-058: Effects of Feedback Capacitance on VFB and CFB Op Amps
- MT-060: Choosing Between Voltage Feedback and Current Feedback Op Amps

DESIGN RESOURCES

- AD825 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

DISCUSSIONS

View all AD825 EngineerZone Discussions.

SAMPLE AND BUY

Visit the product page to see pricing options.

TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

DOCUMENT FEEDBACK

Submit feedback for this data sheet.

This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.

AD825* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

COMPARABLE PARTS

View a parametric search of comparable parts.

EVALUATION KITS

- Universal Evaluation Board for Single High Speed Operational Amplifiers

DOCUMENTATION

Application Notes

- AN-108: JFET-Input Amps are Unrivalled for Speed and Accuracy
- AN-214: Ground Rules for High Speed Circuits
- AN-356: User's Guide to Applying and Measuring Operational Amplifier Specifications
- AN-402: Replacing Output Clamping Op Amps with Input Clamping Amps
- AN-417: Fast Rail-to-Rail Operational Amplifiers Ease Design Constraints in Low Voltage High Speed Systems
- AN-581: Biasing and Decoupling Op Amps in Single Supply Applications
- AN-649: Using the Analog Devices Active Filter Design Tool

Data Sheet

- AD825: Low Cost, General-Purpose High Speed JFET Amplifier Data Sheet

User Guides

- UG-755: 8-Lead SOIC Amplifier Evaluation Board User Guide

TOOLS AND SIMULATIONS

- Analog Filter Wizard
- Analog Photodiode Wizard
- Power Dissipation vs Die Temp
- VRMS/dBm/dBu/dBV calculators
- AD825 SPICE Macro-Model

REFERENCE MATERIALS

Tutorials

- MT-032: Ideal Voltage Feedback (VFB) Op Amp
- MT-033: Voltage Feedback Op Amp Gain and Bandwidth
- MT-047: Op Amp Noise
- MT-048: Op Amp Noise Relationships: 1/f Noise, RMS Noise, and Equivalent Noise Bandwidth
- MT-049: Op Amp Total Output Noise Calculations for Single-Pole System
- MT-050: Op Amp Total Output Noise Calculations for Second-Order System
- MT-052: Op Amp Noise Figure: Don't Be Misled
- MT-053: Op Amp Distortion: HD, THD, THD + N, IMD, SFDR, MTPR
- MT-056: High Speed Voltage Feedback Op Amps
- MT-058: Effects of Feedback Capacitance on VFB and CFB Op Amps
- MT-060: Choosing Between Voltage Feedback and Current Feedback Op Amps

DESIGN RESOURCES

- AD825 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

DISCUSSIONS

View all AD825 EngineerZone Discussions.

SAMPLE AND BUY

Visit the product page to see pricing options.

TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

DOCUMENT FEEDBACK

Submit feedback for this data sheet.

TABLE OF CONTENTS

Features	1
Applications	1
Connection Diagrams	1
General Description	1
Revision History	2
Specifications	3
Absolute Maximum Ratings	5
Pin Configurations	5
ESD Caution	5

REVISION HISTORY

4/14—Rev. F to Rev. G

Updated Outline Dimensions	12
Changes to Ordering Guide	12

10/04—Data Sheet Changed from Rev. E to Rev. F

Changes to Figure 1	1
Changes to Figure 4	5
Changes to Figure 21	8

3/04—Data Sheet Changed from Rev. D to Rev. E

Changes to Specifications	3
Addition of 16-Lead SOIC Pin Configuration	5
Changes to Figure 27	9
Updated Outline Dimensions	12
Updated Ordering Guide	12

Typical Performance Characteristics	6
Driving Capacitive Loads	10
Theory of Operation	10
Input Consideration	10
Grounding and Bypassing	10
Second-Order Low-Pass Filter	11
Outline Dimensions	12
Ordering Guide	12

2/01—Data Sheet Changed from Rev. C to Rev. D

Addition of 16-lead SOIC package (R-16)	
Connection Diagram	4
Addition to Absolute Maximum Ratings	4
Addition to Ordering Guide (R-16)	4
Addition of 16-lead SOIC package (R-16)	
Outline Dimensions	11

SPECIFICATIONS

All limits are determined to be at least four standard deviations away from mean value. At $T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{ V}$, unless otherwise noted.

Table 1.

Parameter	Conditions	V_S	AD825A			Unit
			Min	Typ	Max	
DYNAMIC PERFORMANCE						
Unity Gain Bandwidth		$\pm 15\text{ V}$	23	26		MHz
Bandwidth for 0.1 dB Flatness	Gain = +1	$\pm 15\text{ V}$	18	21		MHz
–3 dB Bandwidth	Gain = +1	$\pm 15\text{ V}$	44	46		MHz
Slew Rate	$R_{\text{LOAD}} = 1\text{ k}\Omega$, $G = +1$	$\pm 15\text{ V}$	125	140		V/ μs
Settling Time to 0.1%	0 V to 10 V Step, $A_V = -1$	$\pm 15\text{ V}$		150	180	ns
to 0.1%	0 V to 10 V Step, $A_V = -1$	$\pm 15\text{ V}$		180	220	ns
Total Harmonic Distortion	$F_C = 1\text{ MHz}$, $G = -1$	$\pm 15\text{ V}$		–77		dB
Differential Gain Error	NTSC	$\pm 15\text{ V}$		1.3		%
($R_{\text{LOAD}} = 150\ \Omega$)	Gain = +2					
Differential Phase Error	NTSC	$\pm 15\text{ V}$		2.1		Degrees
($R_{\text{LOAD}} = 150\ \Omega$)	Gain = +2					
INPUT OFFSET VOLTAGE		$\pm 15\text{ V}$		1	2	mV
Offset Drift	T_{MIN} to T_{MAX}				5	mV
				10		$\mu\text{V}/^\circ\text{C}$
INPUT BIAS CURRENT		$\pm 15\text{ V}$		15	40	pA
	T_{MIN}		5			pA
	T_{MAX}				700	pA
INPUT OFFSET CURRENT		$\pm 15\text{ V}$		20	30	pA
	T_{MIN}		5			pA
	T_{MAX}				440	pA
OPEN-LOOP GAIN	$V_{\text{OUT}} = \pm 10\text{ V}$	$\pm 15\text{ V}$				
	$R_{\text{LOAD}} = 1\text{ k}\Omega$		70	76		dB
	$V_{\text{OUT}} = \pm 7.5\text{ V}$	$\pm 15\text{ V}$				
	$R_{\text{LOAD}} = 1\text{ k}\Omega$		70	76		dB
	$V_{\text{OUT}} = \pm 7.5\text{ V}$	$\pm 15\text{ V}$				
	$R_{\text{LOAD}} = 150\text{ k}\Omega$ (50 mA Output)		68	74		dB
COMMON-MODE REJECTION	$V_{\text{CM}} = \pm 10$	$\pm 15\text{ V}$	71	80		dB
INPUT VOLTAGE NOISE	$f = 10\text{ kHz}$	$\pm 15\text{ V}$		12		$\text{nV}/\sqrt{\text{Hz}}$
INPUT CURRENT NOISE	$f = 10\text{ kHz}$	$\pm 15\text{ V}$		10		$\text{fA}/\sqrt{\text{Hz}}$
INPUT COMMON-MODE VOLTAGE RANGE		$\pm 15\text{ V}$		± 13.5		V
OUTPUT VOLTAGE SWING	$R_{\text{LOAD}} = 1\text{ k}\Omega$	$\pm 15\text{ V}$	13	± 13.3		V
	$R_{\text{LOAD}} = 500\ \Omega$	$\pm 15\text{ V}$	12.9	± 13.2		V
Output Current		$\pm 15\text{ V}$	50			mA
Short-Circuit Current		$\pm 15\text{ V}$		100		mA
INPUT RESISTANCE				5×10^{11}		Ω
INPUT CAPACITANCE				6		pF
OUTPUT RESISTANCE	Open Loop			8		Ω
POWER SUPPLY						
Quiescent Current		$\pm 15\text{ V}$		6.5	7.2	mA
	T_{MIN} to T_{MAX}	$\pm 15\text{ V}$			7.5	mA

All limits are determined to be at least four standard deviations away from mean value. At $T_A = 25^\circ\text{C}$, $V_S = \pm 5\text{ V}$ unless otherwise noted.

Table 2.

Parameter	Conditions	V _s	AD825A			Unit
			Min	Typ	Max	
DYNAMIC PERFORMANCE						
Unity Gain Bandwidth	Gain = +1	±5 V	18	21		MHz
Bandwidth for 0.1 dB Flatness		±5 V	8	10		MHz
–3 dB Bandwidth		±5 V	34	37		MHz
Slew Rate	R _{LOAD} = 1 kΩ, G = –1	±5 V	115	130		V/μs
Settling Time to 0.1%	–2.5 V to +2.5 V	±5 V		75	90	ns
to 0.01%	–2.5 V to +2.5 V	±5 V		90	110	ns
Total Harmonic Distortion	F _C = 1 MHz, G = –1	±5 V		–76		dB
Differential Gain Error	NTSC	±5 V		1.2		%
(R _{LOAD} = 150 Ω)	Gain = +2					
Differential Phase Error	NTSC	±5 V		1.4		Degrees
(R _{LOAD} = 150 Ω)	Gain = +2					
INPUT OFFSET VOLTAGE						
	T _{MIN} to T _{MAX}	±5 V		1	2	mV
Offset Drift				10	5	μV/°C
INPUT BIAS CURRENT						
	T _{MIN}	±5 V	5	10	30	pA
	T _{MAX}				600	pA
INPUT OFFSET CURRENT						
	T _{MIN}	±5 V	5	15	25	pA
Offset Current Drift	T _{MAX}				280	pA
OPEN-LOOP GAIN						
	V _{OUT} = ±2.5	±5 V				
	R _{LOAD} = 500 Ω		64	66		dB
	R _{LOAD} = 150 Ω		64	66		dB
COMMON-MODE REJECTION						
	V _{CM} = ±2 V	±5 V	69	80		dB
INPUT VOLTAGE NOISE						
	f = 10 kHz	±5 V		12		nV/√Hz
INPUT CURRENT NOISE						
	f = 10 kHz	±5 V		10		fA/√Hz
INPUT COMMON-MODE VOLTAGE RANGE						
		±5 V		± 3.5		V
OUTPUT VOLTAGE SWING						
	R _{LOAD} = 500 Ω		+3.2	±3.4		V
	R _{LOAD} = 150 Ω	±5 V	+3.1	±3.2		V
Output Current		±5 V	50			mA
Short-Circuit Current				80		mA
INPUT RESISTANCE						
				5 × 10 ¹¹		Ω
INPUT CAPACITANCE						
				6		pF
OUTPUT RESISTANCE						
	Open Loop			8		Ω
POWER SUPPLY						
Quiescent Current		±5 V		6.2	6.8	mA
	T _{MIN} to T _{MAX}	±5 V			7.5	mA
POWER SUPPLY REJECTION						
	V _s = ±5 V to ±15 V		76	88		dB

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Supply Voltage	± 18 V
Internal Power Dissipation ¹	
Small Outline (R)	See Figure 6
Input Voltage (Common Mode)	$\pm V_S$
Differential Input Voltage	$\pm V_S$
Output Short-Circuit Duration	See Figure 6
Storage Temperature Range (R-8, RW-16)	-65°C to $+125^{\circ}\text{C}$
Operating Temperature Range	-40°C to $+85^{\circ}\text{C}$
Lead Temperature Range (Soldering 10 sec)	300°C

¹ Specification is for device in free air:
 8-lead SOIC package: $\theta_{JA} = 155^{\circ}\text{C}/\text{W}$
 16-lead SOIC package: $\theta_{JA} = 85^{\circ}\text{C}/\text{W}$

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PIN CONFIGURATIONS




Figure 4. 8-Lead SOIC




Figure 5. 16-Lead SOIC




Figure 6. Maximum Power Dissipation vs. Temperature

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 7. Output Voltage Swing vs. Supply Voltage




Figure 10. Closed-Loop Output Impedance vs. Frequency




Figure 8. Output Voltage Swing vs. Load Resistance




Figure 11. Unity Gain Bandwidth and Phase Margin vs. Temperature




Figure 9. Quiescent Supply Current vs. Supply Voltage for Various Temperatures




Figure 12. Open-Loop Gain and Phase Margin vs. Frequency




Figure 13. Open-Loop Gain vs. Load Resistance




Figure 16. Large Signal Frequency Response; $G = +2$




Figure 14. Power Supply Rejection vs. Frequency




Figure 17. Output Swing and Error vs. Settling Time




Figure 15. Common-Mode Rejection vs. Frequency




Figure 18. Harmonic Distortion vs. Frequency




Figure 19. Slew Rate vs. Temperature




Figure 20. Closed-Loop Gain vs. Frequency, Gain = +1




Figure 21. Closed-Loop Gain vs. Frequency, Gain = -1




Figure 22. Noninverting Amplifier Connection




Figure 23. Noninverting Large Signal Pulse Response, $R_L = 1 \text{ k}\Omega$




Figure 24. Noninverting Small Signal Pulse Response, $R_L = 1 \text{ k}\Omega$






Figure 25. Noninverting Large Signal Pulse Response, $R_L = 150\ \Omega$ Figure 28. Inverting Large Signal Pulse Response, $R_L = 1\ \text{k}\Omega$ Figure 26. Noninverting Small Signal Pulse Response, $R_L = 150\ \Omega$ Figure 29. Inverting Small Signal Pulse Response, $R_L = 1\ \text{k}\Omega$ 

Figure 27. Inverting Amplifier Connection

DRIVING CAPACITIVE LOADS

The internal compensation of the **AD825**, together with its high output current drive, permits excellent large signal performance while driving extremely high capacitive loads.




Figure 30. Inverting Amplifier Driving a Capacitive Load




Figure 31. Inverting Amplifier Pulse Response While Driving a 400 pF Capacitive Load

THEORY OF OPERATION

The **AD825** is a low cost, wideband, high performance FET input operational amplifier. With its unique input stage design, the **AD825** ensures no phase reversal, even for inputs that exceed the power supply voltages, and its output stage is designed to drive heavy capacitive or resistive loads with small changes relative to no load conditions.

The **AD825** (Figure 32) consists of common-drain, common-base FET input stage driving a cascoded, common-base matched NPN gain stage. The output buffer stage uses emitter followers in a Class AB amplifier that can deliver large current to the load while maintaining low levels of distortion.




Figure 32. Simplified Schematic

The capacitor, C_F , in the output stage, enables the **AD825** to drive heavy capacitive loads. For light loads, the gain of the output buffer is close to unity, C_F is bootstrapped, and not much happens. As the capacitive load is increased, the gain of the output buffer is decreased and the bandwidth of the amplifier is reduced through a portion of C_F adding to the dominant pole. As the capacitive load is further increased, the amplifier's bandwidth continues to drop, maintaining the stability of the **AD825**.

INPUT CONSIDERATION

The **AD825** with its unique input stage ensures no phase reversal for signals as large as or even larger than the supply voltages. Also, layout considerations of the input transistors ensure functionality even with a large differential signal.

The need for a low noise input stage calls for a larger FET transistor. One should consider the additional capacitance that is added to ensure stability. When filters are designed with the **AD825**, one needs to consider the input capacitance (5 pF to 6 pF) of the **AD825** as part of the passive network.

GROUNDING AND BYPASSING

The **AD825** is a low input bias current FET amplifier. Its high frequency response makes it useful in applications, such as photodiode interfaces, filters, and audio circuits. When designing high frequency circuits, some special precautions are in order. Circuits must be built with short interconnects, and resistances should have low inductive paths to ground. Power supply leads should be bypassed to common as close as possible to the amplifier pins. Ceramic capacitors of 0.1 μ F are recommended.

SECOND-ORDER LOW-PASS FILTER

A second-order Butterworth low-pass filter can be implemented using the AD825 as shown in Figure 33. The extremely low bias currents of the AD825 allow the use of large resistor values and, consequently, small capacitor values without concern for developing large offset errors. Low current noise is another factor in permitting the use of large resistors without having to worry about the resultant voltage noise.


With the values shown, the corner frequency will be 1 MHz. The equations for component selection are shown below. Note that the noninverting input (and the inverting input) has an input capacitance of 6 pF. As a result, the calculated value of C1 (12 pF) is reduced to 6 pF.

$$C1 = \frac{1.414}{2\pi f_{CUTOFF} R1}$$

$$C2 \text{ (farads)} = \frac{0.707}{2\pi f_{CUTOFF} R1}$$


$$R1 = R2 = \text{User Selected (Typically } 10 \text{ k}\Omega \text{ to } 100 \text{ k}\Omega)$$

A plot of the filter frequency response is shown in Figure 34; better than 40 dB of high frequency rejection is provided.



00876-E-031


Figure 33. Second-Order Butterworth Low-Pass Filter



00876-E-032

Figure 34. Frequency Response of Second-Order Butterworth Filter

OUTLINE DIMENSIONS




COMPLIANT TO JEDEC STANDARDS MS-012-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 35. 8-Lead Standard Small Outline Package [SOIC]

Narrow Body (R-8)

Dimensions shown in millimeters (inches)



COMPLIANT TO JEDEC STANDARDS MS-013-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 36. 16-Lead Standard Small Outline Package [SOIC_W]

Wide Body (RW-16)

Dimensions shown in millimeters (inches)

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
AD825ARZ	−40°C to +85°C	8-Lead SOIC_N	R-8
AD825ARZ-REEL	−40°C to +85°C	8-Lead SOIC_N, 13" Tape and Reel	R-8
AD825ARZ-REEL7	−40°C to +85°C	8-Lead SOIC_N, 7" Tape and Reel	R-8
AD825ARZ-16	−40°C to +85°C	16-Lead SOIC_W	RW-16
AD825ARZ-16-REEL	−40°C to +85°C	16-Lead SOIC_W, 13" Tape and Reel	RW-16
AD825ARZ-16-REEL7	−40°C to +85°C	16-Lead SOIC_W, 7" Tape and Reel	RW-16
AD825AR-EBZ		Evaluation Board	
AD825ACHIPS		Die	

¹ Z = RoHS Compliant Part.