# $AD817-SPECIFICATIONS \ (@\ T_A = +25 ^{\circ}C, \ unless \ otherwise \ noted)$

				AD817A		
Parameter	Conditions	V <sub>S</sub>	Min	Тур	Max	Units
DYNAMIC PERFORMANCE						
Unity Gain Bandwidth		±5 V	30	35		MHz
Sindy Gain Banawian		±15 V	45	50		MHz
D 1 111 0 0 1 D 71		0, +5 V	25	29		MHz
Bandwidth for 0.1 dB Flatness	Gain = +1	±5 V	18	30		MHz
		±15 V	40	70		MHz
		0, +5 V	10	20		MHz
Full Power Bandwidth <sup>1</sup>	$V_{OUT} = 5 V p-p$	,				
Tun Tonor Bunaman	$R_{LOAD} = 500 \Omega$ $V_{OUT} = 20 \text{ V p-p}$	±5 V		15.9		MHz
		11537		<b>5</b> 0		
	$R_{LOAD} = 1 k\Omega$	±15 V		5.6		MHz
Slew Rate	$R_{LOAD} = 1 k\Omega$	±5 V	200	250		V/µs
	Gain = 1	±15 V	300	350		V/µs
		0, +5 V	150	200		V/µs
Settling Time to 0.1%	-2.5 V to +2.5 V	±5 V	100	45		
Setting Time to 0.176						ns
	0 V-10 V Step, $A_V = -1$	±15 V		45		ns
to 0.01%	–2.5 V to +2.5 V	±5 V		70		ns
	$0 \text{ V} - 10 \text{ V Step}, A_{V} = -1$	±15 V		70		ns
Total Harmonic Distortion	$F_C = 1 \text{ MHz}^{1}$	±15 V		63		dB
Differential Gain Error	NTSC	±15 V		0.04	0.08	%
$(R_{LOAD} = 150 \Omega)$	Gain = +2	±5 V		0.05	0.1	%
		0, +5 V		0.11		%
Differential Phase Error	NTSC	±15 V		0.08	0.1	Degrees
$(R_{LOAD} = 150 \Omega)$	Gain = +2	±5 V		0.06	0.1	Degrees
(10LOAD = 100 az)	Gum – Ta	0, +5 V		0.14	0.1	Degrees
		0, +3 V		0.14		Degrees
INPUT OFFSET VOLTAGE		±5 V to ±15 V		0.5	2	mV
	$T_{MIN}$ to $T_{MAX}$				3	mV
Offset Drift	IMIN CO IMAX			10	Ü	μV/°C
Oliset Dilit				10		μν/ С
INPUT BIAS CURRENT		±5 V, ±15 V		3.3	6.6	μA
	${ m T_{MIN}}$				10	μA
	$T_{MAX}$				4.4	μΑ
	1 MAX				4.4	μΑ
INPUT OFFSET CURRENT		±5 V, ±15 V		25	200	nA
	$T_{MIN}$ to $T_{MAX}$				500	nA
Offset Current Drift	WIN			0.3		nA/°C
Onset Current Drift				0.0		III U C
OPEN LOOP GAIN	$V_{OUT} = \pm 2.5 \text{ V}$	±5 V				
	$R_{LOAD} = 500 \Omega$		2	4		V/mV
	$T_{MIN}$ to $T_{MAX}$		1.5	-		V/mV
				0		
	$R_{LOAD} = 150 \Omega$		1.5	3		V/mV
	$V_{OUT} = \pm 10 \text{ V}$	±15 V				
	$R_{LOAD} = 1 k\Omega$		4	6		V/mV
	$T_{MIN}$ to $T_{MAX}$		2.5	5		V/mV
	$V_{OUT} = \pm 7.5 \text{ V}$	±15 V	2.0	Ü		.,
		±13 V				
	$R_{LOAD} = 150 \Omega$		_			
	(50 mA Output)		2	4		V/mV
COMMON-MODE REJECTION	$V_{CM} = \pm 2.5 \text{ V}$	±5	78	100		dB
COMMON-MODE REJECTION						
	$V_{CM} = \pm 12 \text{ V}$	±15 V	86	120		dB
		±15 V	80	100		dB
POWER SUPPLY REJECTION	V _ +5 V +0 +15 V		75	86		dB
POWER SUPPLY REJECTION	$V_S = \pm 5 \text{ V to } \pm 15 \text{ V}$		75 70	80		
	$T_{MIN}$ to $T_{MAX}$		72			dB
INPUT VOLTAGE NOISE	f = 10 kHz	±5 V, ±15 V		15		nV/√ <del>Hz</del>
		, _ 10 ,				11 7 / 1112
INPUT CURRENT NOISE	f = 10  kHz	±5 V, ±15 V		1.5		pA/√ <del>Hz</del>

Parameter	Conditions		AD817A			
		$V_{S}$	Min	Тур	Max	Units
INPUT COMMON-MODE		±5 V	+3.8	+4.3		V
VOLTAGE RANGE			-2.7	-3.4		V
		±15 V	+13	+14.3		V
			-12	-13.4		V
		0, +5 V	+3.8	+4.3		V
			+1.2	+0.9		V
OUTPUT VOLTAGE SWING	$R_{LOAD} = 500 \Omega$	±5 V	3.3	3.8		±V
	$R_{LOAD} = 150 \Omega$	±5 V	3.2	3.6		±V
	$R_{LOAD} = 1 k\Omega$	±15 V	13.3	13.7		$\pm V$
	$R_{LOAD} = 500 \Omega$	±15 V	12.8	13.4		$\pm V$
	$R_{LOAD} = 500 \Omega$	0, +5 V	+1.5,			
			+3.5			V
Output Current		±15 V	50			mA
		±5 V	50			mA
		0, +5 V	30	0.0		mA
Short-Circuit Current		±15 V		90		mA
INPUT RESISTANCE				300		kΩ
INPUT CAPACITANCE				1.5		pF
OUTPUT RESISTANCE	Open Loop			8		Ω
POWER SUPPLY						
Operating Range	<b>Dual Supply</b>		±2.5		±18	V
	Single Supply		+5		+36	v
Quiescent Current	O Tr J	±5 V		7.0	7.5	mA
	$T_{MIN}$ to $T_{MAX}$	±5 V			7.5	mA
	THE THE	±15 V			7.5	mA
	$T_{MIN}$ to $T_{MAX}$	±15 V		7.0	7.5	mA

NOTES

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

Supply Voltage	$\pm 18 \text{ V}$
Internal Power Dissipation <sup>2</sup>	
Plastic (N) See Derating	Curves
Small Outline (R) See Derating	Curves
Input Voltage (Common Mode)	$ \pm V_S$
Differential Input Voltage	$.\ \pm 6\ V$
Output Short Circuit Duration See Derating	Curves
Storage Temperature Range N, R65°C to +	-125°C
Operating Temperature Range40°C to	+85°C
Lead Temperature Range (Soldering 10 sec) +	-300°C

NOTES

Maximum Power Dissipation vs. Temperature

#### **CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD817 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



 $<sup>^{1}</sup>$ Full power bandwidth = slew rate/2  $\pi$  V<sub>PEAK</sub>.

Specifications subject to change without notice.

 $<sup>^1</sup>Stresses$  above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.  $^2Specification$  is for device in free air: 8-pin plastic package:  $\theta_{JA}=100^{\circ}C/watt;$  8-pin SOIC package:  $\theta_{JA}=160^{\circ}C/watt.$ 

<sup>8-</sup>PIN MINI-DIP PACKAGE

T<sub>J</sub> = +150°C

T<sub>J</sub> = +150°C

T<sub>J</sub> = +150°C

NOLLY

S-PIN SOIC PACKAGE

AMBIENT TEMPERATURE - °C

## **AD817–Typical Characteristics**




Figure 1. Common-Mode Voltage Range vs. Supply




Figure 2. Output Voltage Swing vs. Supply




Figure 3. Output Voltage Swing vs. Load Resistance




Figure 4. Quiescent Supply Current vs. Supply Voltage for Various Temperatures




Figure 5. Slew Rate vs. Supply Voltage




Figure 6. Closed-Loop Output Impedance vs. Frequency




Figure 7. Input Bias Current vs. Temperature




Figure 8. Short Circuit Current vs. Temperature




Figure 9. Unity Gain Bandwidth and Phase Margin vs. Temperature




Figure 10. Open-Loop Gain and Phase Margin vs. Frequency




Figure 11. Open Loop Gain vs. Load Resistance




Figure 12. Power Supply Rejection vs. Frequency

## **AD817–Typical Characteristics**




Figure 13. Common-Mode Rejection vs. Frequency




Figure 14. Large Signal Frequency Response




Figure 15. Output Swing and Error vs. Settling Time




Figure 16. Harmonic Distortion vs. Frequency




Figure 17. Input Voltage Noise Spectral Density




Figure 18. Slew Rate vs. Temperature




Figure 19. Differential Gain and Phase vs. Supply Voltage




Figure 20. Closed-Loop Gain vs. Frequency, Gain = -1




Figure 21. Closed-Loop Gain vs. Frequency, Gain = +1




Figure 22. Noninverting Amplifier Connection




Figure 23. Noninverting Large Signal Pulse Response,  $R_L$  = 1  $k\Omega$ 




Figure 24. Noninverting Small Signal Pulse Response,  $R_L$  = 1  $k\Omega$ 

### **AD817–Typical Characteristics**




Figure 25. Noninverting Large Signal Pulse Response,  $R_L$  = 150  $\Omega$ 




Figure 26. Noninverting Small Signal Pulse Response,  $R_L$  = 150  $\Omega$ 




Figure 27. Inverting Amplifier Connection




Figure 28. Inverting Large Signal Pulse Response,  $R_L$  = 1  $k\Omega$ 




Figure 29. Inverting Small Signal Pulse Response,  $R_L = 1 \text{ k}\Omega$ 

-8-

#### **DRIVING CAPACITIVE LOADS**

The internal compensation of the AD817, together with its high output current drive, permit excellent large signal performance while driving extremely high capacitive loads.




Figure 30a. Inverting Amplifier Driving a 1000 pF Capacitive Load




Figure 30b. Inverting Amplifier Pulse Response While Driving Capacitive Loads

#### THEORY OF OPERATION

The AD817 is a low cost, wide band, high performance operational amplifier which effectively drives heavy capacitive or resistive loads. It also provides a constant slew rate, bandwidth and settling time over its entire specified temperature range.

The AD817 (Figure 31) consists of a degenerated NPN differential pair driving matched PNPs in a folded-cascode gain stage. The output buffer stage employs emitter followers in a class AB amplifier which delivers the necessary current to the load while maintaining low levels of distortion.

The capacitor, C<sub>F</sub>, in the output stage mitigates the effect of capacitive loads. At low frequencies, and with low capacitive loads, the gain from the compensation node to the output is very close to unity. In this case, C<sub>F</sub> is bootstrapped and does not contribute to the overall compensation capacitance of the device. As the capacitive load is increased, a pole is formed with the output impedance of the output stage. This reduces the gain, and therefore, C<sub>F</sub> is incompletely bootstrapped. Effectively, some fraction of C<sub>F</sub> contributes to the overall compensation capacitance, reducing the unity gain bandwidth. As the load capacitance is further increased, the bandwidth continues to fall, maintaining the stability of the amplifier.




Figure 31. Simplified Schematic

#### INPUT CONSIDERATIONS

An input protection resistor (R<sub>IN</sub> in Figure 22) is required in circuits where the input to the AD817 will be subjected to transient or continuous overload voltages exceeding the +6 V maximum differential limit. This resistor provides protection for the input transistors by limiting their maximum base current.

For high performance circuits, it is recommended that a "balancing" resistor be used to reduce the offset errors caused by bias current flowing through the input and feedback resistors. The balancing resistor equals the parallel combination of R<sub>IN</sub> and R<sub>F</sub> and thus provides a matched impedance at each input terminal. The offset voltage error will then be reduced by more than an order of magnitude.

#### **GROUNDING & BYPASSING**

When designing high frequency circuits, some special precautions are in order. Circuits must be built with short interconnect leads. When wiring components, care should be taken to provide a low resistance, low inductance path to ground. Sockets should be avoided, since their increased interlead capacitance can degrade circuit bandwidth.

Feedback resistors should be of low enough value (<1 k $\Omega$ ) to assure that the time constant formed with the inherent stray capacitance at the amplifier's summing junction will not limit performance. This parasitic capacitance, along with the parallel resistance of  $R_{\text{F}}/R_{\text{IN}}$ , form a pole in the loop transmission which may result in peaking. A small capacitance (1 pF-5 pF) may be used in parallel with the feedback resistor to neutralize this effect.

Power supply leads should be bypassed to ground as close as possible to the amplifier pins. Ceramic disc capacitors of 0.1 µF are recommended.




Figure 32. Offset Null Configuration

### **AD817**

#### **OFFSET NULLING**

The input offset voltage of the AD817 is inherently very low. However, if additional nulling is required, the circuit shown in Figure 32 can be used. The null range of the AD817 in this configuration is  $\pm 15\,$  mV.

#### **AD817 SETTLING TIME**

Settling time is comprised primarily of two regions. The first is the slew time in which the amplifier is overdriven, where the output voltage rate of change is at its maximum. The second is the linear time period required for the amplifier to settle to within a specified percent of the final value.




Figure 33. Settling Time in ns 0 V to +10 V

Measuring the rapid settling time of AD817 (45 ns to 0.1% and 70 ns to 0.01%–10~V step) requires applying an input pulse with a very fast edge and an extremely flat top. With the AD817 configured in a gain of –1, a clamped false summing junction responds when the output error is within the sum of two diode voltages ( $^{a}1$  volt). The signal is then amplified 20 times by a clamped amplifier whose output is connected directly to a sampling oscilloscope. Figures 33 and 34 show the settling time of the AD817, with a 10 volt step applied.




Figure 34. Settling Time in ns 0 V to -10 V




Figure 35. Settling Time Test Circuit

#### A HIGH PERFORMANCE ADC INPUT BUFFER

High performance analog to digital converters (ADCs) require input buffers with correspondingly high bandwidths and very low levels of distortion. Typical requirements include distortion levels of -60 dB to -70 dB for a 1 volt p-p signal and bandwidths of 10 MHz or more. In addition, an ADC buffer may need to drive very large capacitive loads.

The circuit of Figure 36 is useful for driving high speed converters such as the differential input of the AD733, 10-bit ADC. This circuit may be used with other converters with only minor modifications. Using the AD817 provides the user with the option of either operating the buffer in differential mode or from a single +5 volt supply. Operating from a +5 volt power supply helps to avoid overdriving the ADC—a common problem with buffers operating at higher supply voltages.

#### SINGLE SUPPLY OPERATION

Another exciting feature of the AD817 is its ability to perform well in a single supply configuration. The AD817 is ideally suited for applications that require low power dissipation and high output current and those which need to drive large capacitive loads, such as high speed buffering and instrumentation.

Referring to Figure 37, careful consideration should be given to the proper selection of component values. The choices for this particular circuit are: R1+ R3//R2 combine with C1 to form a low frequency corner of approximately 300 Hz.




Figure 37. Single Supply Amplifier Configuration

Combining R3 with C2 forms a low-pass filter with a corner frequency of 1.5 kHz. This is needed to maintain amplifier PSRR, since the supply is connected to  $V_{\rm IN}$  through the input divider. The values for  $R_L$  and  $C_L$  were chosen to demonstrate the AD817's exceptional output drive capability. In this configuration, the output is centered around 2.5 V. In order to eliminate the static dc current associated with this level, C3 was inserted in series with  $R_{\rm L}$ .




Figure 36. A Differential Input Buffer for High Bandwidth ADCs

### **AD817**

#### HIGH SPEED DAC BUFFER

The wide bandwidth and fast settling time of the AD817 make it a very good output buffer for high speed current output D/A converters like the AD668. As shown in Figure 38, the op amp establishes a summing node at ground for the DAC output. The output voltage is determined by the amplifier's feedback resistor

(10.24~V for a 1  $k\Omega$  resistor). Note that since the DAC generates a positive current to ground, the voltage at the amplifier output will be negative. A 100  $\Omega$  series resistor between the noninverting amplifier input and ground minimizes the offset effects of op amp input bias currents.




Figure 38. High Speed DAC Buffer

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

