Ordering Information

Part number	Option (RoHS Compliant)	Package	Surface Mount	Tape & Reel	UL 5000 V _{rms} / 1 Minute rating	IEC/EN/DIN EN 60747-5-5	Quantity
ACPL-K34T	-000E	Stretched	Χ		X		80 per tube
	-060E	SO-8	Х		X	Х	80 per tube
	-500E	•	Х	Х	X		1000 per reel
	-560E		Х	Х	Х	Х	1000 per reel


To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

Example 1:

ACPL-K34T-560E to order product of SSO-8 Surface Mount package in Tape and Reel packaging with IEC/EN/DIN EN 60747-5-5 Safety Approval in RoHS compliant.

Option datasheets are available. Contact your Avago sales representative or authorized distributor for information.

Package Outline Drawings (Stretched SO8)



Dimensions in millimeters and (inches).

Note

 $\label{eq:Lead_coplanarity} \begin{subarray}{ll} Lead coplanarity = 0.1 mm (0.004 inches). \\ Floating lead protrusion = 0.25mm (10mils) max. \\ \end{subarray}$

Recommended Pb-Free IR Profile

Recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision).

Note: Non-halide flux should be used

Regulatory Information

The ACPL-K34T is approved by the following organizations:

UL	UL 1577, component recognition program up to $V_{ISO} = 5 \text{ kV}_{RMS}$
CSA	CSA Component Acceptance Notice #5.
IEC/EN/DIN EN 60747-5-5	IEC 60747-5-5 EN 60747-5-5 DIN EN 60747-5-5

IEC/EN/DIN EN 60747-5-5 Insulation Related Characteristic (Option 060 and 560 only)

Description	Symbol	Option 060 and 560	Units
Installation classification per DIN VDE 0110/1.89, Table 1			
for rated mains voltage < 600 V _{rms}		I – IV	
for rated mains voltage < 1000 V _{rms}		I – III	
Climatic Classification		40/125/21	
Pollution Degree (DIN VDE 0110/1.89)		2	
Maximum Working Insulation Voltage	V_{IORM}	1140	V_{peak}
Input to Output Test Voltage, Method b	V_{PR}	2137	V_{peak}
V _{IORM} × 1.875=V _{PR} , 100% Production			·
Test with $t_m=1$ sec, Partial discharge < 5 pC			
Input to Output Test Voltage, Method a	V_{PR}	1824	V_{peak}
VIORM \times 1.6=VPR, Type and Sample Test			
with t _m =10 sec, Partial discharge < 5 pC			
Highest Allowable Overvoltage	V_{IOTM}	8000	V_{peak}
(Transient Overvoltage t _{ini} = 60 sec)			•
Safety-limiting values			
– maximum values allowed in the event of a failure, also see Figure 5.			
Case Temperature	Ts	175	°C
Input Current	I _{S, INPUT}	230	mA
Output Power	P _S ,OUTPUT	600	mW
Insulation Resistance at Ts, V _{IO} =500 V	Rs	>10 ⁹	Ω

Insulation and Safety Related Specifications

Parameter	Symbol	ACPL-K34T	Units	Conditions
Minimum External Air Gap (Clearance)	L(101)	8	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (Creepage)	L(102)	8	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	mm	Through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and detector.
Tracking Resistance (Comparative Tracking Index)	CTI	175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group (DIN VDE0109)		Illa		Material Group (DIN VDE 0109)

Absolute Maximum Ratings

Symbol	Min.	Max.	Units	Note
T _S	-55	150	°C	
T _A	-40	125	°C	
Tj		150	°C	3
I _{F(AVG)}		20	mA	
I _F (PEAK)		40	mA	
I _{F(TRAN)}		1	Α	
V_R		6	V	
I _{OH(PEAK)}		2.5	Α	1
I _{OL(PEAK)}		2.5	А	1
(V _{CC} - V _{EE})	0	25	V	
V _{O(PEAK)}	-0.5	V _{CC}	V	
Po		500	mW	2
P _T		550	mW	3
	T _S T _A T _J I _{F(AVG)} I _{F(PEAK)} I _{F(TRAN)} V _R I _{OH(PEAK)} I _{OL(PEAK)} (V _{CC} - V _{EE}) V _{O(PEAK)} P _O	T _S -55 T _A -40 T _J I _{F(AVG)} I _{F(PEAK)} I _{F(TRAN)} V _R I _{OH(PEAK)} I _{OL(PEAK)} (V _{CC} - V _{EE}) 0 V _{O(PEAK)} -0.5 P _O	T _S -55 150 T _A -40 125 T _J 150 I _{F(AVG)} 20 I _{F(PEAK)} 40 I _{F(TRAN)} 1 V _R 6 I _{OH(PEAK)} 2.5 I _{OL(PEAK)} 2.5 V _{OCC} -V _{EE}) 0 25 V _{O(PEAK)} -0.5 V _{CC} P _O 500	T _S -55 150 °C T _A -40 125 °C T _J 150 °C I _{F(AVG)} 20 mA I _{F(PEAK)} 40 mA I _{F(TRAN)} 1 A V _R 6 V I _{OH(PEAK)} 2.5 A I _{OL(PEAK)} 2.5 A (V _{CC} - V _{EE}) 0 25 V V _{O(PEAK)} -0.5 V _{CC} V P _O 500 mW

Recommended Operating Conditions

Parameter	Symbol	Min	Max.	Units	Note
Operating Temperature	T _A	- 40	125	°C	
Output Supply Voltage	$(V_{CC} - V_{EE})$	10	20	V	
Input Current (ON)	I _{F(ON)}	7	13	mA	
Input Voltage (OFF)	$V_{F(OFF)}$	-5.5	0.8	V	

Electrical Specifications (DC)

Unless otherwise noted, all Minimum/Maximum specifications are at Recommended Operating Conditions. All typical values are at $T_A = 25$ °C, V_{CC} - $V_{EE} = 10$ V, $V_{EE} = Ground$.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
High Level Peak Output Current	I _{OH}		-3.5	-2.0	Α	$V_{CC} - V_O = 10 \text{ V}$	3	
Low Level Peak Output Current	I _{OL}	2.0	4.4		Α	$V_O - V_{EE} = 10V$	4	
High Output Transistor RDS(ON)	R _{DS,OH}		2.2	4.0	Ω	$I_{OH} = -2.0 \text{ A}$		4
Low Output Transistor RDS(ON)	R _{DS,OL}		1.0	2.0	Ω	$I_{OL} = 2.0 \text{ A}$		4
High Level Output Voltage	V _{OH}	Vcc-0.4	Vcc-0.2		V	$I_F = 10 \text{ mA},$ $I_O = -100 \text{ mA}$		5, 6
Low Level Output Voltage	V_{OL}		0.1	0.25	V	$I_O = 100 \text{ mA}$		
High Level Supply Current	I _{CCH}		2.5	3.9	mA	$I_F = 10 \text{ mA}$	5	
Low Level Supply Current	I _{CCL}		2.5	3.9	mA	$V_F = 0 V$	6	
Threshold Input Current Low to High	I _{FLH}		1.5	4.9	mA	$V_O > 5 V$	7	
Threshold Input Voltage High to Low	V_{FHL}	0.8			V			
Input Forward Voltage	V_{F}	1.25	1.5	1.85	V	$I_F = 10 \text{ mA}$	7	
Temperature Coefficient of Input Forward Voltage	$\Delta V_F/\Delta T_A$		-1.5		mV/°C			
Input Reverse Breakdown Voltage	BV_R	6			V	$I_R = 100 \mu A$		
Input Capacitance	C _{IN}		90		pF	f = 1 MHz, $V_F = 0 V$		
UVLO Threshold	V_{UVLO+}	8.1	8.6	9.1	V	$V_{O} > 5 V$,	8	
	V _{UVLO-}	7.1	7.6	8.1		I _F = 10 mA	8	
UVLO Hysteresis	UVLO _{HYS}	0.5	1.0		V			

Switching Specifications (AC)

Unless otherwise noted, all Minimum/Maximum specifications are at Recommended Operating Conditions. All typical values are at $T_A = 25$ °C, $V_{CC} - V_{EE} = 10$ V, $V_{EE} = Ground$.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
Propagation Delay Time to High Output Level	t _{PLH}	30	60	110	ns	$V_{CC} = 10 \text{ V}$ $R_G = 4.7\Omega$, $CL = 10 \text{ nF}$,	9,12,14	7
Propagation Delay Time to Low Output Level	t _{PHL}	30	60	110	ns	f = 200 kHz , Duty Cycle = 50% - V _{in} = 4.5 V - 5.5 V,	10,12,14	
Pulse Width Distortion (t _{PHL} -t _{PLH})	PWD	-40	0	40	ns	$R_{in} = 350 \Omega$	11	8
Dead Time Distortion Caused by Any Two Parts (t _{PLH} -t _{PHL})	DTD	-40		50	ns			9
Rise Time	t_R		10	30	ns	$V_{CC} = 10 \text{ V}, C_L = 1 \text{ nF},$	13, 14	
Fall Time	t _F		10	30	ns	$f = 200 \text{ kHz },$ $Duty Cycle = 50\%$ $V_{in} = 4.5 \text{ V} - 5.5 \text{ V},$ $R_{in} = 350 \Omega$		
Output High Level Common Mode Transient Immunity	CM _H	50	>75		kV/μs	$T_A = 25$ °C, $V_{CC} = 20$ V, $V_{CM} = 1500$ V, with split resistors	15	10, 11
Output Low Level Common Mode Transient Immunity	CM _L	50	>75		kV/μs	_		10, 12

Package Characteristics

Unless otherwise noted, all Minimum/Maximum specifications are at Recommended Operating Conditions. All typical values are at TA = 25°C.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
Input-Output Momentary Withstand Voltage*	V _{ISO}	5000			V_{RMS}	RH < 50%, t = 1 min, $T_A = 25$ °C		13, 14
Input-Output Resistance	R_{I-O}		10 ¹⁴		Ω	$V_{I\text{-}O} = 500 V_{DC}$		14
Input-Output Capacitance	C _{I-O}		0.6		рF	f=1 MHz		

^{*} The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating, refer to your equipment level safety specification or Avago Technologies Application Note 1074 entitled "Optocoupler Input-Output Endurance Voltage."

Notes

- 1. Maximum pulse width = 100 ns, Duty cycle = 2%.
- 2. Derate linearly above 110 °C free-air temperature at a rate of 13 mW/°C. Refer to Figure 2 from Output IC Power Dissipation Derating Chart.
- 3. Total power dissipation is derated linearly above 110 °C free-air temperature at a rate of 13 mW/°C. The maximum LED and IC junction temperature should not exceed 150 °C.
- 4. Output is source at -2.0 A or 2.0 A with a maximum pulse width of 10 μ s.
- 5. In this test V_{OH} is measured with a DC load current. When driving capacitive loads V_{OH} will approach V_{CC} as I_{OH} approaches zero amps.
- 6. Maximum pulse width = 1 ms.
- 7. This load condition approximates the gate load of a 600 V/50 A power MOSFET.
- 8. Pulse Width Distortion (PWD) is defined as t_{PHL}-t_{PLH} for any given device.
- 9. Dead Time Distortion (DTD) is defined as t_{PLH} t_{PHL} between any two parts under the same test condition. A negative DTD reduces original system dead time; while a positive DTD increases original system dead time.
- 10. Pin 2 and Pin 4 must be connected to LED common.
- 11. Common mode transient immunity in the high state is the maximum tolerable dV_{CM}/dt of the common mode pulse, V_{CM} , to assure that the output will remain in the high state, (i.e., $V_O > 10 \text{ V}$).
- 12. Common mode transient immunity in a low state is the maximum tolerable dV_{CM}/dt of the common mode pulse, V_{CM} , to assure that the output will remain in a low state (i.e., $V_{CM} < 1.0 \text{ V}$).
- 13. In accordance with UL1577, each optocoupler is proof-tested by applying an insulation test voltage \geq 6000 V_{RMS} for 1 second.
- 14. Device considered a two-terminal device: pins 1, 2, 3 and 4 shorted together and pins 5, 6, 7 and 8 shorted together.




Figure 2. Output IC Power Dissipation Derating Chart

Typical Performance Plots




Figure 3. I_{OH} vs. $(V_{CC} - V_{OH})$




Figure 4. I_{OL} vs. V_{OL}




Figure 5. I_{CCH} vs. Temperature




Figure 6. I_{CCL} vs. Temperature




Figure 7. V_F vs. Temperature




Figure 8. I_F vs. V_F




Figure 9. t_{PLH} vs. Temperature




Figure 10. t_{PHL} vs. Temperature




Figure 11. PWD vs. Temperature




Figure 12. t_{PLH} and t_{PHL} test circuit




Figure 13. t_r and t_f test circuit

Figure 14. t_{PLH} , t_{PHL} , t_{r} and t_{f} reference waveforms




Figure 15. CMR test circuit

Application Information

Typical High Speed MOSFET Gate Drive Circuit




Figure 16. Typical high-speed MOSFET gate drive circuit

Anti-Cross Conduction Drive

One of the many benefits of using ACPL-K34T is the ease to implement anti-cross conduction drive between the high side and low side gate drivers to prevent shoot through event. This safety interlock drive can be realized by interlocking the output of buffer U5 and U6 to both high and low side gate drivers, as shown in Figure 16. However, due to the propagation delay difference between optocouplers, certain amount of dead time has to be added to ensure sufficient dead time at MOSFET gate. Refer to Dead Time and Propagation Delay section for more details.

Recommended LED Drive Circuits

Common mode noise exists whenever there is a difference in the ground level of the optocoupler's input control circuitry and output control circuitry. Figure 17 and 18 show recommended LED drive circuits for high common mode rejection (CMR) performance of the optocoupler gate driver. Split limiting resistors are used to balance the impedance at both anode and cathode of the input LED for high common mode noise rejection (see Figure 15).

Open drain and open collector drive circuits showed in Figure 19 are not recommended. During the off state of the MOS-FET/transistor, cathode of the input LED sees high impedance and becomes sensitive to noise. In any cases, if designer still prefers to use single MOSFET/transistor drive over the recommended CMOS buffer drive showed in Figure 17 and 18, designer can choose alternative circuits showed in Figure 20; however M1/Q1 in Figure 20 drive circuits will shunt current during LED off state, which result in more power consumption.

Drive Power

If CMOS buffer is used to drive LED, it is recommended to connect the CMOS buffer at the LED cathode. This is because the sinking capability of the NMOS is usually more than the driving capability of the PMOS in a CMOS buffer.

Drive Logic

Designer can configure LED drive circuits for non-inverting and inverting logic as recommended in Figure 17 and 18. External power supply, V_{DD1} has to be connected to the CMOS buffer for the inverting and non-inverting logic to work. If V_{DD1} supply is lost, LED will be permanently off and output will be at low.

Bypass and Reservoir Capacitors

Supply bypass capacitors are necessary at the input buffer and ACPL-K34T output supply pin. A ceramic capacitor with the value of 0.1 μ F is recommended at the input buffer to provide high frequency bypass, which also helps to improve CMR performance. At the output supply pin ($V_{CC} - V_{EE}$), it is recommended to use a 10 μ F, low ESR and low ESL capacitor as a charge reservoir to supply instant driving current to MOSFET at V_{OUT} during switching.




Figure 17. Recommended non-inverting drive circuit

Figure 18. Recommended inverting drive circuit




Figure 19(a) and Figure 19(b). Not recommended – Open drain/open collector drive circuit




Figure 20(a) and Figure 20(b). Alternative LED drive circuits to replace Figure 19(a) and 19(b)

Initial Power Up and UVLO Operation

Insufficient gate voltage to MOSFET can increase turn on resistance of MOSFET, resulting in large power loss and MOSFET damage due to high heat dissipation. ACPL-K34T monitors the output power supply constantly. During initial power up, the ACPL-K34T requires maximum 50 μ s of initial startup time for the internal bias and circuitry to get ready. The gate driver output (V_{OUT}) is hold at off state during initial startup time. Thereafter, when the output power supply is lower than under voltage lockout (V_{UVLO}) threshold, gate driver output will shut off to protect MOSFET from low voltage bias. When the output power supply is more than the V_{UVLO} + threshold, V_{OUT} is released from low state and it follows the input LED drive signal, as shown in Figure 21.




Figure 21. ACPL-K34T initial power-up and UVLO operation

Dead Time Distortion and Propagation Delay

Dead time is the period of time during which both high side and low side power transistors (shown as Q1 and Q2 in Figure 16) are off. Any overlap in Q1 and Q2 conduction will result in a shoot-through event and large short circuit current will flow through the power devices between the high side and low side power rail.

ACPL-K34T includes a Dead Time Distortion (DTD) specification intended to help designers optimize dead time in a power inverter design. A negative DTD value will decrease the system dead time, and so a negative DTD must be compensated by adding extra dead time to the design. Figure 22a shows that dead time after optocoupler is reduced by negative DTD. On the other hand, a positive DTD will add to the system original dead time, and so a positive DTD will cause dead time redundancy to the system. Figure 22b shows that dead time after optocoupler is increased by positive DTD.




Figure 22a. Negative DTD reduces original DT

Figure 22. Dead Time and Propagation Delay Waveforms




Figure 22b. Positive DTD increased original DT

To prevent cross-conduction between high side and low side power transistors, minimum dead time (DT MIN) must be introduced to the system. For example, given DTD MIN = -40 ns and DTD MAX = 50 ns, if designers target to have minimum dead time (DT MIN) of 20 ns after the optocoupler, then initial dead time (DT) needed for the system can be calculated as:

```
DT = DT MIN - DTD MIN
= 20ns - (-40ns)
= 60ns
```

Maximum dead time (DT MAX) after the optocoupler can be calculated as:

```
DT MAX = DT + DTD MAX= 60 ns + 50 ns= 110 ns
```

By introducing DT = 60 ns, the overall system dead time can vary from 20 ns to 110 ns due to the optocoupler's DTD.

Note: The propagation delays used to calculate dead time distortion (DTD) are taken at equal temperatures and test conditions since the optocouplers used are typically mounted close to each other and are switching the same type of MOSFETs.

Thermal Resistance Model for ACPL-K34T

The diagram for measurement is shown in Figure 23. Here, one die is heated first and the temperatures of all the dice are recorded after thermal equilibrium is reached. Then, the second die is heated and all the dice temperatures are recorded. With the known ambient temperature, the die junction temperature and power dissipation, the thermal resistance can be calculated. The thermal resistance calculation can be cast in matrix form. This yields a 2 by 2 matrix for our case of two heat sources.




Figure 23. Diagram of ACPL-K34T for measurement

R11: Thermal Resistance of Die1 due to heating of Die1 (°C/W)

R12: Thermal Resistance of Die1 due to heating of Die2 (°C/W)

R21: Thermal Resistance of Die2 due to heating of Die1 (°C/W)

R22: Thermal Resistance of Die2 due to heating of Die2 (°C/W)

P1: Power dissipation of Die1 (W)

P2: Power dissipation of Die2 (W)

T1: Junction temperature of Die1 due to heat from all dice (°C)

T2: Junction temperature of Die2 due to heat from all dice (°C)

T_A: Ambient temperature (°C)


ΔT1: Temperature difference between Die1 junction and ambient (°C)

ΔT2: Temperature deference between Die2 junction and ambient (°C)

 $T1 = (R11 \times P1 + R12 \times P2) + T_A$ -----(1)

 $T2 = (R21 \times P1 + R22 \times P2) + T_A$ -----(2)

Measurement is done on both low and high conductivity boards as shown below:



Note that the above thermal resistance R11, R12, R21 and R22 can be improved by increasing the ground plane/copper area.

Application and environment design for ACPL-K34T needs to ensure that the junction temperature of the internal IC and LED within the gate drive optocoupler do not exceed 150 $^{\circ}$ C. The equation (1) and (2) provided above are for the purposes of estimating the junction temperatures. For example:

Calculation of LED and output IC power dissipation

LED power dissipation, $P_E = I_{F(LED)}$ (Recommended Max) * $V_{F(LED)}$ (at 125 °C) * Duty Cycle

$$= 8.125 \text{ mW}$$

Output IC power dissipation, $P_O = V_{CC}$ (Recommended Max) * I_{CC} (Max) + P_{HS} + P_{LS}

$$= 20 \text{ V} * 4 \text{ mA} + 53.3 \text{ mW} + 32 \text{ mW}$$

$$= 165.3 \text{ mW}$$

where PHS = High side switching power dissipation

$$= (V_{CC} * Q_G * f_{PWM}) * R_{DS,OH(MAX)} / (R_{DS,OH(MAX)} + R_{GH}) / 2$$

$$= (20 \text{ V} * 80 \text{nC} * 200 \text{ kHz}) * 4\Omega/(4\Omega + 8\Omega)/2$$

= 53.3 mW

PLS = Low side switching power dissipation

$$= (V_{CC} * Q_G * f_{PWM}) * R_{DS,OL(MAX)} / (R_{DS,OL(MAX)} + R_{GL}) / 2$$

$$= (20 \text{ V} * 80 \text{ nC} * 200 \text{ kHz}) * 2\Omega/(2\Omega + 8\Omega)/2$$

= 32 mW

 $Q_G = Gate charge at supply voltage$

 $f_{PWM} = LED$ switching frequency

R_{GH} = Gate charging resistance

 R_{GI} = Gate discharging resistance

Calculation of LED junction temperature and output IC junction temperature at Ta=125 °C:

LED junction temperature,

$$T1 = (R11 \times P_E + R12 \times P_O) + T_A$$

=
$$(191$$
 °C/W * 8.125 mW + 68.5 °C/W * 165.3 mW) + 125 °C

= 138 °C
$$<$$
 T_I(absolute max) of 150 °C

Output IC junction temperature,

$$T2 = (R21 \times P_E + R22 \times P_O) + T_A$$

$$= (68.5 \, ^{\circ}\text{C/W} \, ^{*} \, 8.125 \, \text{mW} + 77 \, ^{\circ}\text{C/W} \, ^{*} \, 165.3 \, \text{mW}) + 125 \, ^{\circ}\text{C}$$

= 138 $^{\circ}$ C < T_I(absolute max) of 150 $^{\circ}$ C

For product information and a complete list of distributors, please go to our web site: **www.avagotech.com**

Avago, Avago Technologies, the A logo, and R²Coupler are trademarks of Avago Technologies in the United States and other countries. Data subject to change. Copyright © 2005-2013 Avago Technologies. All rights reserved. AV02-4229EN - September 16, 2013

