

Logic Symbol

Connection Diagrams

IEEC/IEC




Pin Assignments for SOIC and TSSOP



Pin Descriptions

Pin Names	Description
A _n , B _n	Inputs
O _n	Outputs

Pad Assignments for DQFN



(Top View)

Absolute Maximum Ratings(Note 2)

-0.5V to +4.6V Supply Voltage (V_{CC}) DC Input Voltage (V_I) -0.5V to 4.6V

DC Output Voltage (V_O)

HIGH or LOW State (Note 3) -0.5V to $V_{CC} + 0.5V$ $V_{CC} = 0V$ -0.5V to +4.6V

DC Input Diode Current (I_{IK})

 $V_I < 0V$ -50 mA

DC Output Diode Current (I_{OK})

-50 mA $V_{O} < 0V$ $V_{O} > V_{CC}$ +50 mA

DC Output Source/Sink Current

±50 mA (I_{OH}/I_{OL}) DC V_{CC} or Ground Current per ±100 mA

Supply Pin (I_{CC} or Ground)

 $-65^{\circ}C$ to $+150^{\circ}C$ Storage Temperature (T_{STG})

Recommended Operating Conditions (Note 4)

Power Supply

1.2V to 3.6V Operating Data Retention Only 1.2V to 3.6V Input Voltage -0.3V to 3.6V

Output Voltage (V_O)

HIGH or LOW State $\rm OV$ to $\rm V_{CC}$

Output Current in I_{OH}/I_{OL}

 $V_{CC} = 3.0V \text{ to } 3.6V$ $\pm 24~\text{mA}$ $V_{CC} = 2.3V \text{ to } 2.7V$ $\pm 18~mA$

 $V_{CC} = 1.65V \text{ to } 2.3V$ ±6 mA

±100 μA $V_{CC} = 1.2V$ -40°C to +85°C

Free Air Operating Temperature (T_A) Minimum Input Edge Rate ($\Delta t/\Delta V$)

 $V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$ 10 ns/V

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: In Absolute Maximum Rating must be observed.

Note 4: Floating or unused inputs must be held HIGH or LOW.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC}	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		2.7 - 3.6	2.0		
			2.3 - 2.7	1.6		
			1.65 - 2.3	0.65 x V _{CC}		V
			1.4 - 1.6	0.65 x V _{CC}		
			1.2	0.65 x V _{CC}		
V _{IL}	LOW Level Input Voltage		2.7 - 3.6		0.8	
			2.3 - 2.7		0.7	
			1.65 - 2.3		0.35 x V _{CC}	V
			1.4 - 1.6		$0.35 \times V_{CC}$	
			1.2		$0.05 \times V_{CC}$	
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100 μA	2.7 - 3.6	V _{CC} - 0.2		
		I _{OH} = -12 mA	2.7	2.2		
		I _{OH} = -18 mA	3.0	2.4		
		I _{OH} = −24 mA	3.0	2.2		
		$I_{OH} = -100 \mu A$	2.3 - 2.7	V _{CC} - 0.2		•
		I _{OH} = -6 mA	2.3	2.0		
		I _{OH} = -12 mA	2.3	1.8		V
		I _{OH} = -18 mA	2.3	1.7		
		I _{OH} = -100 μA	1.65 - 2.3	V _{CC} - 0.2		•
		I _{OH} = -6 mA	1.65	1.25		
		I _{OH} = -100 μA	1.4 - 1.6	V _{CC} - 0.2		•
		I _{OH} = -2 mA	1.4	1.05		
		I _{OH} = -100 μA	1.2	V _{CC} - 0.2		•

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	2.7 - 3.6		0.2	
		$I_{OL} = 12 \text{ mA}$	2.7		0.4	
		$I_{OL} = 18 \text{ mA}$	3.0		0.4	
		I _{OL} = 24 mA	3.0		0.55	
		$I_{OL} = 100 \mu A$	2.3 - 2.7		0.2	
		$I_{OL} = 12 \text{ mA}$	2.3		0.4	V
		I _{OL} = 18 mA	2.3		0.6	V
		$I_{OL} = 100 \mu A$	1.65 - 2.3		0.2	
		I _{OL} = 6 mA	1.65		0.3	
		$I_{OL} = 100 \mu A$	1.4 - 1.6		0.2	
		$I_{OL} = 2 \text{ mA}$	1.4		0.35	
		$I_{OL} = 100 \mu A$	1.2		0.05	
I _I	Input Leakage Current	$0 \leq V_I \leq 3.6V$	1.2 - 3.6		±5.0	μΑ
l _{OFF}	Power Off Leakage Current	$0 \le (V_I) \le 3.6V$	0		10	μΑ
I _{CC}	Quiescent Supply Current	V _I = V _{CC} or GND	1.2 - 3.6		20	
		$V_{CC} \le V_I \le 3.6V$	1.2 - 3.6		±20	μА
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.7 - 3.6		750	μΑ

AC Electrical Characteristics (Note 5)

Symbol	Parameter	Conditions	V _{CC}	T _A = -40°0	C to +85°C	Units	Figure
Oymboi	i arameter	Conditions	(V)	Min	Max	Oille	Number
t _{PHL}	Propagation Delay	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.6	2.8		Fi
t _{PLH}			2.5 ± 0.2	0.8	3.7		Figures 1, 2
			1.8 ± 0.15	1.0	7.4	ns	-,-
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	14.8		Figures
			1.2	1.5	37		3, 4
t _{OSHL}	Output to Output	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3		0.5		
t _{OSLH}	Skew (Note 6)		2.5 ± 0.2		0.5		
			1.8 ± 0.15		0.75	ns	
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1		1.5		
			1.2		1.5		

Note 5: For $C_L = 50$ pF, add approximately 300 ps to the AC maximum specification.

Note 6: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V _{CC}	$T_A = 25^{\circ}C$	Unit	
Oyboi	T drameter	Oditations		Typical	O.III.	
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.25		
			2.5	0.6	V	
			3.3	0.8		
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.25		
			2.5	-0.6	V	
			3.3	-0.8		
V _{OHV}	Quiet Output Dynamic Valley V _{OH}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.5		
			2.5	1.9	V	
			3.3	2.2		

Capacitance

Symbol	Parameter	Conditions	$\textbf{T}_{\pmb{A}} = +25^{\circ} \pmb{C}$	Units
Cymbol	T di dillotoi	Gonditions	Typical	- Oillio
C _{IN}	Input Capacitance	$V_{I} = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	6	pF
C _{OUT}	Output Capacitance	$V_{I} = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	7	pF
C _{PD}	Power Dissipation Capacitance	$V_I = 0V \text{ or } V_{CC}, f = 10 \text{ MHz}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	20	pF

AC Loading and Waveforms (V $_{CC}$ 3.3V \pm 0.3V to 1.8V \pm 0.15V)




FIGURE 1. AC Test Circuit


	TEST	SWITCH
	t _{PLH} , t _{PHL}	Open
DATA IN	t _{pxx}	V _{mi} GND
DATA OUT	\longrightarrow X	V _{mo}

FIGURE 2. Waveform for Inverting and Non-inverting Functions

Symbol		V _{CC}				
	Cymbol	3.3V ± 0.3V	2.5V ± 0.2V	1.8V ± 0.15V		
Ī	V _{mi}	1.5V	V _{CC} /2	V _{CC} /2		
ſ	V_{mo}	1.5V	V _{CC} /2	V _{CC} /2		

www.fairchildsemi.com

AC Loading and Waveforms (V $_{CC}$ 1.5 \pm 0.1V to 1.2V)



t_{PLH}, t_{PHL}
t_{PZH}, t_{PHZ}

TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t_{PZL}, t_{PLZ}	V_{CC} x 2 at V_{CC} = 1.5V ± 0.1V
t_{PZH}, t_{PHZ}	GND

FIGURE 3. AC Test Circuit




FIGURE 4. Waveform for Inverting and Non-Inverting Functions


Symbol	v _{cc}
Cymbol	1.5V ± 0.1V
V _{mi}	V _{CC} /2
V _{mo}	V _{CC} /2

Tape and Reel Specification

Tape Format for DQFN

Package	Tape	Number	Cavity	Cover Tape
Designator	Section	Cavities	Status	Status
	Leader (Start End)	125 (typ)	Empty	Sealed
BQX	Carrier	2500/3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed

TAPE DIMENSIONS inches (millimeters)




NOTES: unless otherwise specified

- 1. Cummulative pitch for feeding holes and cavities (chip pockets) not to exceed 0.008[0.20] over 10 pitch span.


- 2. Smallest allowable bending radius.
 3. Thru hole inside cavity is centered within cavity.
 4. Tolerance is ±0.002[0.05] for these dimensions on all 12mm tapes.
 5. Ao and Bo measured on a plane 0.120[0.30] above the bottom of the pocket.
- 6. Ko measured from a plane on the inside bottom of the pocket to the top surface of the carrier.
 7. Pocket position relative to sprocket hole measured as true position of pocket. Not pocket hole.
- 8. Controlling dimension is millimeter. Diemension in inches rounded.

REEL DIMENSIONS inches (millimeters)




Tape Size	Α	В	С	D	N	W1	W2
12 mm	13.0	0.059	0.512	0.795	7.008	0.488	0.724
12 111111	(330)	(1.50)	(13.00)	(20.20)	(178)	(12.4)	(18.4)


www.fairchildsemi.com




14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M14A


Physical Dimensions inches (millimeters) unless otherwise noted (Continued)







RECOMMENDED LAND PATTERN




NOTES:


- CONFORMS TO JEDEC REGISTRATION MO-241, VARIATION AA
 DIMENSIONS ARE IN MILLIMETERS.
 DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994


MLP014ArevA

Pb-Free 14-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241, 2.5 x 3.0mm Package Number MLP014A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)








NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB-REF NOTE 6, DATED 7/93
- B. DIMENSIONS ARE IN MILLIMETERS
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH,
- AND TIE BAR EXTRUSIONS

 D. DIMENSIONING AND TOLERANCES PER ANSI
 Y14.5M, 1982

MTC14revD



14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

www.fairchildsemi.com