## 1.0 ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings<sup>(†)</sup>

Vcc	6.5V
All inputs and outputs w.r.t. Vss	-0.6V to Vcc +1.0V
Storage temperature	65°C to 150°C
Ambient temperature under bias	-40°C to 85°C
ESD protection on all pins	

**† NOTICE:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for an extended period of time may affect device reliability.

DC CHARACTERISTICS			Industrial (I): $TA = -40^{\circ}C \text{ to } +85^{\circ}C \qquad VCC = 1.8$		+85°C Vcc = 1.8V to 5.5V	
Param. No.	Symbol Characteristic		Min.	Max.	Units	Test Conditions
D1	VIH1	High-Level Input Voltage	0.7 Vcc	Vcc +1	V	
D2	Vi∟1	Low-Level Input Voltage	-0.3	0.3 Vcc	V	Vcc ≥ 2.7V (Note 1)
D3	VIL2	Low-Level Input Voltage	-0.3	0.2 Vcc	V	Vcc < 2.7V (Note 1)
D4	Vol	Low-Level Output Voltage	—	0.4	V	IOL = 2.1 mA
D5	Vol	Low-Level Output Voltage	—	0.2	V	IOL = 1.0 mA, VCC < 2.5V
D6	Voh	High-Level Output Voltage	Vcc -0.5	_	V	ЮΗ = -400 μА
D7	١LI	Input Leakage Current	—	±1	μΑ	$\overline{CS}$ = VCC, VIN = VSS or VCC
D8	Ilo	Output Leakage Current		±1	μA	$\overline{CS}$ = VCC, VOUT = VSS or VCC
D9	CINT	Internal Capacitance (all inputs and outputs)	—	7	pF	TA = 25°C, CLK = 1.0 MHz, Vcc = 5.0V <b>(Note 1)</b>
D10	ICCREAD	Operating Current	—	5	mA	Vcc = 5.5V; FcLk = 10.0 MHz, SO = Open
			—	2.5	mA	Vcc = 2.5V; FcLк = 5.0 MHz, SO = Open
D11	ICCWRITE	Operating Current	—	5	mA	Vcc = 5.5V
				3	mA	Vcc = 2.5V
D12	Iccs	Standby Current	—	1	μA	$\overline{CS}$ = Vcc = 2.5V, Inputs tied to Vcc or Vss, TA = +85°C

#### TABLE 1-1: DC CHARACTERISTICS

Note 1: This parameter is periodically sampled and not 100% tested.

AC CHARACTERISTICS			Industrial (I): $TA = -40^{\circ}C \text{ to } +85^{\circ}$			o +85°C Vcc = 1.8V to 5.5V
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Test Conditions
1	FCLK	Clock Frequency	—	10	MHz	$4.5V \leq VCC < 5.5V$
			—	5	MHz	$2.5V \leq VCC < 4.5V$
			_	3	MHz	$1.8V \leq VCC < 2.5V$
2	Tcss	CS Setup Time	50	_	ns	$4.5V \leq VCC < 5.5V$
			100		ns	$2.5V \leq VCC < 4.5V$
			150	_	ns	$1.8V \leq VCC < 2.5V$
3	Тсѕн	CS Hold Time	100	_	ns	$4.5V \leq VCC < 5.5V$
			200	_	ns	$2.5V \leq VCC < 4.5V$
			250	_	ns	$1.8V \leq VCC < 2.5V$
4	TCSD	CS Disable Time	50		ns	
5	Tsu	Data Setup Time	10	_	ns	$4.5V \leq VCC < 5.5V$
			20	_	ns	$2.5V \leq VCC < 4.5V$
			30		ns	$1.8V \leq VCC < 2.5V$
6	THD	Data Hold Time	20	_	ns	$4.5V \leq VCC < 5.5V$
			40		ns	$2.5V \leq VCC < 4.5V$
			50	_	ns	$1.8V \leq VCC < 2.5V$
7	TR	CLK Rise Time	—	100	ns	Note 1
8	TF	CLK Fall Time	_	100	ns	Note 1
9	Тні	Clock High Time	50	_	ns	$4.5V \leq VCC < 5.5V$
			100		ns	$2.5V \leq VCC < 4.5V$
			150		ns	$1.8V \leq VCC < 2.5V$
10	Tlo	Clock Low Time	50	_	ns	$4.5V \leq VCC < 5.5V$
			100		ns	$2.5V \leq VCC < 4.5V$
			150	_	ns	$1.8V \leq VCC < 2.5V$
11	TCLD	Clock Delay Time	50		ns	
12	TCLE	Clock Enable Time	50	_	ns	
13	Τv	Output Valid from Clock	_	50	ns	$4.5V \leq VCC < 5.5V$
		Low	_	100	ns	$2.5V \leq VCC < 4.5V$
			_	160	ns	$1.8V \leq VCC < 2.5V$
14	Тно	Output Hold Time	0		ns	Note 1

#### TABLE 1-2: AC CHARACTERISTICS

**Note 1:** This parameter is periodically sampled and not 100% tested.

- 2: Twc begins on the rising edge of  $\overline{CS}$  after a valid write sequence and ends when the internal write cycle is complete.
- 3: This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance<sup>™</sup> Model which can be obtained from Microchip's website at www.microchip.com.

© 2008-2018 Microchip Technology Inc.

AC CHA	RACTER	ISTICS	Industrial (I)	: TA	= -40°C t	to +85°C Vcc = 1.8V to 5.5V
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Test Conditions
15	TDIS	Output Disable Time	—	40	ns	4.5V ≤ VCC < 5.5V (Note 1)
			—	80	ns	$2.5V \leq VCC < 4.5V$ (Note 1)
			—	160	ns	$1.8V \leq VCC < 2.5V$ (Note 1)
16	THS	HOLD Setup Time	20	_	ns	$4.5V \leq VCC < 5.5V$
			40	_	ns	$2.5V \leq VCC < 4.5V$
			80	_	ns	$1.8V \leq VCC < 2.5V$
17	Тнн	HOLD Hold Time	20	_	ns	$4.5V \leq VCC < 5.5V$
			40	_	ns	$2.5V \leq VCC < 4.5V$
			80	_	ns	$1.8V \leq VCC < 2.5V$
18	THZ HOLD Low to Ou		30	_	ns	4.5V ≤ VCC < 5.5V (Note 1)
		High-Z	60	_	ns	2.5V ≤ Vcc < 4.5V (Note 1)
			160	_	ns	1.8V ≤ Vcc < 2.5V (Note 1)
19	Тн∨	HOLD High to Output Valid	30	_	ns	$4.5V \leq VCC < 5.5V$
			60	_	ns	$2.5V \leq VCC < 4.5V$
			160		ns	1.8V ≤ VCC < 2.5V
20	Twc	Internal Write Cycle Time (byte or page)		5	ms	Note 2
21		Endurance	1M	—	E/W cycles	25°C, Vcc = 5.5V (Note 3)

TABLE 1-2:	AC CHARACTERISTICS (CONTINUED)
------------	--------------------------------

**Note 1:** This parameter is periodically sampled and not 100% tested.

- 2: Twc begins on the rising edge of  $\overline{\text{CS}}$  after a valid write sequence and ends when the internal write cycle is complete.
- 3: This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance<sup>™</sup> Model which can be obtained from Microchip's website at www.microchip.com.

TABLE 1-3: AC TEST CONDITIONS

AC Waveform					
VLO = 0.2V					
VHI = VCC - 0.2V	Note 1				
VHI = 4.0V	Note 2				
CL = 100 pF					
Timing Measurement Reference Level					
Input	0.5 Vcc				
Output	0.5 Vcc				

Note 1: For Vcc  $\leq 4.0V$ 

2: For VCC > 4.0V

<sup>© 2008-2018</sup> Microchip Technology Inc.





#### FIGURE 1-2: SERIAL INPUT TIMING







<sup>© 2008-2018</sup> Microchip Technology Inc.

### 2.0 FUNCTIONAL DESCRIPTION

#### 2.1 **Principles of Operation**

The 25AA02EXX is a 256-byte Serial EEPROM designed to interface directly with the Serial Peripheral Interface (SPI) port of many of today's popular microcontroller families, including Microchip's PIC<sup>®</sup> microcontrollers. It may also interface with microcontrollers that do not have a built-in SPI port by using discrete I/O lines programmed properly in software to match the SPI protocol.

The 25AA02EXX contains an 8-bit instruction register. The device is accessed via the SI pin, with data being clocked in on the rising edge of SCK. The  $\overline{\text{CS}}$  pin must be low and the HOLD pin must be high for the entire operation.

Table 2-1 contains a list of the possible instruction bytes and format for device operation. All instructions, addresses, and data are transferred MSb first, LSb last.

Data <u>(SI)</u> is sampled on the first rising edge of SCK after CS goes low. If the clock line is shared with other peripheral devices on the SPI bus, the user can assert the HOLD input and place the 25AA02EXX in 'HOLD' mode. After releasing the HOLD pin, operation will resume from the point when the HOLD was asserted.

#### 2.2 Read Sequence

The device is selected by pulling  $\overline{CS}$  low. The 8-bit READ instruction is transmitted to the 25AA02EXX followed by an 8-bit address. See Figure 2-1 for more details.

After the correct READ instruction and address are sent, the data stored in the memory at the selected address is shifted out on the SO pin. Data stored in the memory at the next address can be read sequentially by continuing to provide clock pulses to the slave. The internal Address Pointer automatically increments to the next higher address after each byte of data is shifted out. When the highest address is reached (FFh), the address counter rolls over to address 00h allowing the read cycle to be continued indefinitely. The read operation is terminated by raising the CS pin (Figure 2-1).

#### 2.3 Write Sequence

Prior to any attempt to write data to the 25AA02EXX, the write enable latch must be set by issuing the WREN instruction (Figure 2-4). This is done by setting  $\overline{CS}$  low and then clocking out the proper instruction into the 25AA02EXX. After all eight bits of the instruction are transmitted,  $\overline{CS}$  must be driven high to set the write enable latch. If the write operation is initiated immediately after the WREN instruction without  $\overline{CS}$  driven high, data will not be written to the array since the write enable latch was not properly set.

After setting the write enable latch, the user may proceed by driving  $\overline{CS}$  low, issuing a WRITE instruction, followed by the remainder of the address, and then the data to be written. Up to 16 bytes of data can be sent to the device before a write cycle is necessary. The only restriction is that all of the bytes must reside in the same page. Additionally, a page address begins with XXXX 0000 and ends with XXXX 1111. If the internal address counter reaches XXXX 1111 and clock signals continue to be applied to the chip, the address counter will roll back to the first address of the page and over-write any data that previously existed in those locations.

Note: Page write operations are limited to writing bytes within a single physical page, regardless of the number of bytes actually being written. Physical page boundaries start at addresses that are integer multiples of the page buffer size (or 'page size') and, end at addresses that are integer multiples of page size - 1. If a Page Write command attempts to write across a physical page boundary, the result is that the data wraps around to the beginning of the current page (overwriting data previously stored there), instead of being written to the next page as might be expected. It is, therefore, necessary for the application software to prevent page write operations that would attempt to cross a page boundary.

For the data to be actually written to the array, the  $\overline{CS}$  must be brought high after the Least Significant bit (D0) of the  $n^{th}$  data byte has been clocked in. If  $\overline{CS}$  is driven high at any other time, the write operation will not be completed. Refer to Figure 2-2 and Figure 2-3 for more detailed illustrations on the byte write sequence and the page write sequence, respectively. While the write is in progress, the STATUS register may be read to check the status of the WIP, WEL, BP1 and BP0 bits (Figure 2-6). Attempting to read a memory array location will not be possible during a write cycle. Polling the WIP bit in the STATUS register is recommended in order to determine if a write cycle is in progress. When the write cycle is completed, the write enable latch is reset.

<sup>© 2008-2018</sup> Microchip Technology Inc.

#### **BLOCK DIAGRAM**



#### TABLE 2-1: INSTRUCTION SET

Instruction Name	Instruction Format	Description	
READ	0000 x011	Read data from memory array beginning at selected address	
WRITE	0000 x010	Write data to memory array beginning at selected address	
WRDI	0000 x100	Reset the write enable latch (disable write operations)	
WREN	0000 x110	Set the write enable latch (enable write operations)	
RDSR	0000 x101	Read STATUS register	
WRSR	0000 x001	Write STATUS register	

x = don't care

#### FIGURE 2-1: READ SEQUENCE



<sup>© 2008-2018</sup> Microchip Technology Inc.





<sup>© 2008-2018</sup> Microchip Technology Inc.

#### 2.4 Write Enable (WREN) and Write Disable (WRDI)

The 25AA02EXX contains a write enable latch. See Table 2-4 for the Write-Protect Functionality Matrix. This latch must be set before any write operation will be completed internally. The WREN instruction will set the latch, and the WRDI will reset the latch.

The following is a list of conditions under which the write enable latch will be reset:

- Power-up
- WRDI instruction successfully executed
- WRSR instruction successfully executed
- WRITE instruction successfully executed
- WP pin is brought low





FIGURE 2-5: WRITE DISABLE SEQUENCE (WRDI)



<sup>© 2008-2018</sup> Microchip Technology Inc.

## 2.5 Read Status Register Instruction (RDSR)

The Read Status Register instruction (RDSR) provides access to the STATUS register. See Figure 2-6 for the RDSR timing sequence. The STATUS register may be read at any time, even during a write cycle. The STATUS register is formatted as follows:

7	6	5	4	3	2	1	0	
-	Ι	Ι	١	W/R	W/R	R	R	
x x x x BP1 BP0 WEL WIP								
W/R = writable/readable. R = read-only.								

The **Write-In-Process (WIP)** bit indicates whether the 25AA02EXX is busy with a write operation. When set to a '1', a write is in progress, when set to a '0', no write is in progress. This bit is read-only.

The **Write Enable Latch (WEL)** bit indicates the status of the write enable latch and is read-only. When set to a '1', the latch allows writes to the array, when set to a '0', the latch prohibits writes to the array. The state of this bit can always be updated via the WREN or WRDI commands regardless of the state of write protection on the STATUS register. These commands are shown in Figure 2-4 and Figure 2-5.

The **Block Protection (BP0 and BP1)** bits indicate which blocks are currently write-protected. These bits are set by the user issuing the WRSR instruction, which is shown in Figure 2-7. These bits are nonvolatile and are described in more detail in Table 2-3.



FIGURE 2-6: READ STATUS REGISTER TIMING SEQUENCE (RDSR)

<sup>© 2008-2018</sup> Microchip Technology Inc.

## 2.6 Write Status Register Instruction (WRSR)

The Write Status Register instruction (WRSR) allows the user to write to the nonvolatile bits in the STATUS register as shown in Table 2-2. See Figure 2-7 for the WRSR timing sequence. Four levels of protection for the array are selectable by writing to the appropriate bits in the STATUS register. The user has the ability to write-protect none, one, two, or all four of the segments of the array as shown in Table 2-3.

#### TABLE 2-3: ARRAY PROTECTION

BP1	BP0	Array Addresses Write-Protected
0	0	none
0	1	upper 1/4 (C0h-FFh)
1	0	upper 1/2 (80h-FFh)
1	1	all (00h-FFh)

#### FIGURE 2-7: WRITE STATUS REGISTER TIMING SEQUENCE (WRSR)



<sup>© 2008-2018</sup> Microchip Technology Inc.

#### 2.7 Data Protection

The following protection has been implemented to prevent inadvertent writes to the array:

- The write enable latch is reset on power-up
- A write enable instruction must be issued to set the write enable latch
- After a byte write, page write or STATUS register write, the write enable latch is reset
- CS must be set high after the proper number of clock cycles to start an internal write cycle
- Access to the array during an internal write cycle is ignored and programming is continued

#### 2.8 Power-On State

The 25AA02EXX powers on in the following state:

- The device is in low-power Standby mode  $(\overline{CS} = 1)$
- The write enable latch is reset
- SO is in high-impedance state
- A high-to-low-level transition on CS is required to enter active state

WP (pin 3)	WEL (SR bit 1)	Protected Blocks	Unprotected Blocks	STATUS Register
0 (low)	х	Protected	Protected	Protected
1 (high)	0	Protected	Protected	Protected
1 (high)	1	Protected	Writable	Writable

x = don't care

<sup>© 2008-2018</sup> Microchip Technology Inc.

#### 3.0 PREPROGRAMMED EUI-48<sup>™</sup> OR EUI-64<sup>™</sup> NODE ADDRESS

The 25AA02EXX is programmed at the factory with a globally unique node address stored in the upper 1/4 of the array and write-protected through the STATUS register. The remaining 1,536 bits are available for application use.



#### 3.1 Factory-Programmed Write Protection

In order to help guard against accidental corruption of the node address, the BP1 and BP0 bits of the STATUS register are programmed at the factory to '0' and '1', respectively, as shown in the following table:

7	6	5	4	3	2	1	0
Х	Х	Х	Х	BP1	BP0	WEL	WIP
—		_		0	1	_	_

This protects the upper 1/4 of the array (0xC0 to 0xFF) from write operations. This array block can be utilized for writing by clearing the BP bits with a Write Status Register (WRSR) instruction. Note that if this is performed, care must be taken to prevent overwriting the node address value.

# 3.2 EUI-48<sup>™</sup> Node Address (25AA02E48)

The 6-byte EUI-48<sup>™</sup> node address value of the 25AA02E48 is stored in array locations 0xFA through 0xFF, as shown in Figure 3-2. The first three bytes are the Organizationally Unique Identifier (OUI) assigned to Microchip by the IEEE Registration Authority. The remaining three bytes are the Extension Identifier, and are generated by Microchip to ensure a globally unique, 48-bit value.

## 3.2.1 ORGANIZATIONALLY UNIQUE IDENTIFIERS (OUIs)

Each OUI provides roughly 16M (2<sup>24</sup>) addresses. Once the address pool for an OUI is exhausted, Microchip will acquire a new OUI from IEEE to use for programming this model. For more information on past and current OUIs see "Organizationally Unique Identifiers For Preprogrammed EUI-48 and EUI-64 Address Devices" Technical Brief (DS90003187).

Note:	The OUI will change as addresses are
	exhausted. Customers are not guaran-
	teed to receive a specific OUI and should
	design their application to accept new
	OUIs as they are introduced.

## 3.2.2 EUI-64<sup>™</sup> SUPPORT USING THE 25AA02E48

The preprogrammed EUI-48 node address of the 25AA02E48 can easily be encapsulated at the application level to form a globally unique, 64-bit node address for systems utilizing the EUI-64 standard. This is done by adding 0xFFFE between the OUI and the Extension Identifier, as shown below.

Note: As an alternative, the 25AA02E64 features an EUI-64 node address that can be used in EUI-64 applications directly without the need for encapsulation, thereby simplifying system software. See Section 3.3 "EUI-64<sup>™</sup> Node Address (25AA02E64)" for details.

## FIGURE 3-2: EUI-48 NODE ADDRESS PHYSICAL MEMORY MAP EXAMPLE (25AA02E48)

Description	24-bit Organizationally Unique Identifier			24-bit Extension Identifier		
Data	00h	04h	A3h	12h	34h	56h
Array Address	FAh	I				FFh

<sup>© 2008-2018</sup> Microchip Technology Inc.

# 3.3 EUI-64<sup>™</sup> Node Address (25AA02E64)

The 8-byte EUI-64<sup>™</sup> node address value of the 25AA02E64 is stored in array locations 0xF8 through 0xFF, as shown in Figure 3-3. The first three bytes are the Organizationally Unique Identifier (OUI) assigned to Microchip by the IEEE Registration Authority. The remaining five bytes are the Extension Identifier, and are generated by Microchip to ensure a globally unique, 64-bit value.

Note:	In conformance with IEEE guidelines,
	Microchip will not use the values 0xFFFE
	and 0xFFFF for the first two bytes of the
	EUI-64 Extension Identifier. These two
	values are specifically reserved to allow
	applications to encapsulate EUI-48
	addresses into EUI-64 addresses.

FIGURE 3-3: EUI-64 NODE ADDRESS PHYSICAL MEMORY MAP EXAMPLE (25AA02E	FIGURE 3-3:
----------------------------------------------------------------------	-------------

Description	24-bit Organizationally Unique Identifier			40-bit Extension Identifier				
Data	00h	04h	A3h	12h	34h	56h	78h	90h
Array Address	F8h			I				FFh
Corresponding EUI-64™ Node Address: 00-04-A3-12-34-56-78-90								

<sup>© 2008-2018</sup> Microchip Technology Inc.

### 4.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 4-1.

TADLE $=$ 1.			
Name	SOIC	SOT-23	Function
CS	1	5	Chip Select Input
SO	2	4	Serial Data Output
WP	3	_	Write-Protect Pin
Vss	4	2	Ground
SI	5	3	Serial Data Input
SCK	6	1	Serial Clock Input
HOLD	7	_	Hold Input
Vcc	8	6	Supply Voltage

TABLE 4-1: PIN FUNCTION TABLE

## 4.1 Chip Select (CS)

A low level on this pin selects the device. A high level deselects the device and forces it into Standby mode. However, a programming cycle which is already initiated or in progress will be completed, regardless of the  $\overline{CS}$  input signal. If  $\overline{CS}$  is brought high during a program cycle, the device will go into Standby mode as soon as the programming cycle is complete. When the device is deselected, SO goes to the high-impedance state, allowing multiple parts to share the same SPI bus. A low-to-high transition on  $\overline{CS}$  after a valid write sequence initiates an internal write cycle. After power-up, a low level on  $\overline{CS}$  is required prior to any sequence being initiated.

#### 4.2 Serial Output (SO)

The SO pin is used to transfer data out of the 25AA02EXX. During a read cycle, data is shifted out on this pin after the falling edge of the serial clock.

### 4.3 Write-Protect (WP)

The  $\overline{WP}$  pin is a hardware write-protect input pin. When it is low, all writes to the array or STATUS register are disabled, but any other operations function normally. When  $\overline{WP}$  is high, all functions, including nonvolatile writes, operate normally. At any time when  $\overline{WP}$  is low, the write enable Reset latch will be reset and programming will be inhibited. However, if a write cycle is already in progress,  $\overline{WP}$  going low will not change or disable the write cycle. See Table 2-4 for the Write-Protect Functionality Matrix.

#### 4.4 Serial Input (SI)

The SI pin is used to transfer data into the device. It receives instructions, addresses and data. Data is latched on the rising edge of the serial clock.

### 4.5 Serial Clock (SCK)

The SCK is used to synchronize the communication between a master and the 25AA02EXX. Instructions, addresses or data present on the SI pin are latched on the rising edge of the clock input, while data on the SO pin is updated after the falling edge of the clock input.

## 4.6 Hold (HOLD)

The HOLD pin is used to suspend transmission to the 25AA02EXX while in the middle of a serial sequence without having to retransmit the entire sequence again. It must be held high any time this function is not being used. Once the device is selected and a serial sequence is underway, the HOLD pin may be pulled low to pause further serial communication without resetting the serial sequence. The HOLD pin must be brought low while SCK is low, otherwise the HOLD function will not be invoked until the next SCK high-to-low transition. The 25AA02EXX must remain selected during this sequence. The SI, SCK and SO pins are in a high-impedance state during the time the device is paused and transitions on these pins will be ignored. To resume serial communication, HOLD must be brought high while the SCK pin is low, otherwise serial communication will not resume. Lowering the HOLD line at any time will tri-state the SO line.

<sup>© 2008-2018</sup> Microchip Technology Inc.

### 5.0 PACKAGING INFORMATION

#### 5.1 Package Marking Information\*

8-Lead SOIC



6-Lead SOT-23 (25AA02E48)



6-Lead SOT-23 (25AA02E64)





	Ex	amp	le	
C	2	20L7		



Part Number	1st Line Marking Code				
Part Nulliber	SOIC	SOT-23			
25AA02E48	25A2E48I	20NN			
25AA02E64	25A2E64I	AAAAY			

Legend:	XXX T YY WW NNN @3	Part number or part number code Temperature (I, E) Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code (2 characters for small packages) Pb-free** JEDEC <sup>®</sup> designator for Matte Tin (Sn)		
<ul> <li>* Standard OTP marking consists of Microchip part number, year code, week co and traceability code.</li> <li>** Please visit www.microchip.com/Pbfree for the latest information on Pb- conversion.</li> </ul>				
Note:		ry small packages with no room for the Pb-free JEDEC designator the marking will only appear on the outer carton or reel label.		
Note:	will be	event the full Microchip part number cannot be marked on one line, it carried over to the next line, thus limiting the number of available ters for customer-specific information.		

#### 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]



Microchip Technology Drawing No. C04-057-SN Rev D Sheet 1 of 2

<sup>© 2008-2018</sup> Microchip Technology Inc.

#### 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		1.27 BSC		
Overall Height	Α	-	-	1.75	
Molded Package Thickness	A2	1.25	-	-	
Standoff §	A1	0.10	-	0.25	
Overall Width	E	6.00 BSC			
Molded Package Width	E1	3.90 BSC			
Overall Length	D	4.90 BSC			
Chamfer (Optional)	h	0.25	-	0.50	
Foot Length	L	0.40	-	1.27	
Footprint	L1	1.04 REF			
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.17	-	0.25	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic

- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev D Sheet 2 of 2

<sup>© 2008-2018</sup> Microchip Technology Inc.

#### 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



#### **RECOMMENDED LAND PATTERN**

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	E		1.27 BSC	
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-SN Rev B

<sup>© 2008-2018</sup> Microchip Technology Inc.

## 6-Lead Plastic Small Outline Transistor (OT, OTY) [SOT-23]



Microchip Technology Drawing C04-028C (OT) Sheet 1 of 2

 $<sup>\</sup>ensuremath{\textcircled{}^{\circ}}$  2008-2018 Microchip Technology Inc.

### 6-Lead Plastic Small Outline Transistor (OT, OTY) [SOT-23]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Number of Leads	Ν	6			
Pitch	е	0.95 BSC			
Outside lead pitch	e1	1.90 BSC			
Overall Height	Α	0.90	-	1.45	
Molded Package Thickness	A2	0.89	1.15	1.30	
Standoff	A1	0.00	-	0.15	
Overall Width	E	2.80 BSC			
Molded Package Width	E1	1.60 BSC			
Overall Length	D	2.90 BSC			
Foot Length	L	0.30	0.45	0.60	
Footprint	L1	0.60 REF			
Seating Plane to Gauge Plane	L1	0.25 BSC			
Foot Angle	¢	0°	-	10°	
Lead Thickness	С	0.08	-	0.26	
Lead Width	b	0.20	-	0.51	

Notes:

- 1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-028C (OT) Sheet 2 of 2

© 2008-2018 Microchip Technology Inc.

## 6-Lead Plastic Small Outline Transistor (OT, OTY) [SOT-23]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



#### RECOMMENDED LAND PATTERN

	MILLIMETERS				
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E		0.95 BSC		
Contact Pad Spacing	С		2.80		
Contact Pad Width (X3)	Х			0.60	
Contact Pad Length (X3)	Y			1.10	
Distance Between Pads	G	1.70			
Distance Between Pads	GX	0.35			
Overall Width	Z			3.90	

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2028B (OT)

<sup>© 2008-2018</sup> Microchip Technology Inc.

## APPENDIX A: REVISION HISTORY

#### Revision A (12/08)

Initial release of this document.

#### Revision B (04/10)

Removed Preliminary status; Revised Section 2.0; Add sentence to Section 3.0; Add SOT-23 Land Pattern.

#### Revision C (12/2012)

Revised Table 1-2, Parameter 21.

#### Revision D (4/2013)

Added 25AA02E64 part number.

#### **Revision E (01/2015)**

Updated Section 3.0; Updated Product Identification System.

#### **Revision F (07/2016)**

Added new OUI (54-10-EC) to list.

#### Revision G (02/2018)

Added detailed description of OUIs.

<sup>© 2008-2018</sup> Microchip Technology Inc.

#### THE MICROCHIP WEBSITE

Microchip provides online support via our website at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

#### **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://microchip.com/support

<sup>© 2008-2018</sup> Microchip Technology Inc.

NOTES:

<sup>© 2008-2018</sup> Microchip Technology Inc.

#### **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	IXI	( <sup>1</sup> ) <u>×</u>	<u>/xx</u>	Examples:
Device	 Tape an Optic	-	Package	a) 25AA02E48-I/SN = 2 Kbit, 16-byte page, 1.8V Serial EEPROM with EUI-48 Node Identity, Industrial tem- perature, SOIC package.
Device:	25AA02E48 25AA02E64	with EUI-48™ Node Ider	ntity ge, SPI Serial EE	b) 25AA02E48T-I/SN = 2 Kbit, 16-byte page, 1.8V Serial EEPROM with EUI-48 Node Identity, Tape & Reel, Industrial temp., SOIC package.
Tape and Reel Option:	Blank = T =	Standard packaging (tub Tape and Reel( <sup>T</sup> )		<ul> <li>c) 25AA02E48T-I/OT = 2 Kbit, 16-byte page, 1.8V Serial EEPROM with EUI-48 Node Identity, Tape &amp; Reel, Industrial temp., SOT-23 package.</li> <li>d) 25AA02E64-I/SN = 2 Kbit, 16-byte page, 1.8V</li> </ul>
Temperature Range:	I =	-40°C to+85°C		Serial EEPROM with EUI-64 Node Identity, Industrial temp., SOIC package.
Package:	SN = OT =	Plastic SOIC (3.90 mm b SOT-23, 6-lead (Tape an		e) 25AA02E64T-I/SN = 2 Kbit, 16-byte page, 1.8V Serial EEPROM with EUI-64 Node Identity, Tape & Reel, Industrial temp., SOIC pack- age. f) 25AA02E64T-I/OT = 2 Kbit, 16-byte page, 1.8V Serial EEPROM with EUI-64 Node Identity, Tape & Reel, Industrial temp., SOT-23 package.
				Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.

<sup>© 2008-2018</sup> Microchip Technology Inc.

NOTES:

<sup>© 2008-2018</sup> Microchip Technology Inc.

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet Iogo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified Iogo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch Iogo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2008-2018, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-2725-4



## Worldwide Sales and Service

#### AMERICAS

**Corporate Office** 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 **Technical Support:** http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

**Boston** Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141

Tel: 81-6-6152-7160

Tel: 81-3-6880- 3770

Tel: 82-53-744-4301

Tel: 82-2-554-7200

Tel: 60-3-7651-7906

Tel: 60-4-227-8870

Tel: 63-2-634-9065

Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4450-2828

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

**Germany - Garching** 

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Tel: 972-9-744-7705

Tel: 39-0331-742611

Tel: 49-7131-67-3636

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7289-7561

Poland - Warsaw Tel: 48-22-3325737

**Romania - Bucharest** Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

Japan - Osaka Japan - Tokyo

Korea - Daegu

Korea - Seoul

Malaysia - Kuala Lumpur

Malaysia - Penang

Philippines - Manila

Singapore