ABSOLUTE MAXIMUM RATINGS*

| Storage Temperature65° to + 150°C |
|---|
| Voltage on any Pin with |
| Respect to Ground0.6V to +7V |
| V _{PP} with Respect to Ground0.6V to + 14V |
| V _{CC} Supply Voltage with |
| Respect to Ground0.6V to +7V |
| ESD Protection>2000V |

*NOTICE:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

OPERATING RANGE

| RANGE | TEMPERATURE | v _{cc} |
|----------|-----------------|-----------------|
| Military | −55°C to +125°C | +5V ± 10% |

DC READ CHARACTERISTICS Over Operating Range. (See Above)

| SYMBOL | PARAMETER | TEST CONDI | MIN | MAX | UNITS | |
|------------------|--|--|-----------|----------------------|---------------------|----|
| V _{IL} | Input Low Voltage | | -0.5 | 0.8 | V | |
| V _{IH} | Input High Voltage | | | 2.0 | V _{CC} + 1 | V |
| V _{OL} | Output Low Voltage | I _{OL} = 2.1 mA | | | 0.4 | V |
| V _{OH} | Output High Voltage | $I_{OH} = -400 \ \mu A$ | | 3.5 | | V |
| I _{SB1} | V _{CC} Standby Current (CMOS) | $\overline{CE} = V_{CC} \pm 0.3 \text{ V (Not)}$ | | 100 | μA | |
| I _{SB2} | V _{CC} Standby Current | CE = V _{IH} | | | 1 | mA |
| 1 | V _{CC} Active Current (TTL) | $\overline{CE} = \overline{OE} = V_{IL}$ | F = 5 MHz | | 50 | mA |
| Icc | V _{CC} Active Current (1112) | (Note 1) | F = 8 MHz | | 60 | mA |
| I _{PP} | V _{PP} Supply Current | $V_{PP} = V_{CC}$ | | | 100 | μΑ |
| V_{PP} | V _{PP} Read Voltage | | | V _{CC} -0.4 | V_{CC} | V |
| I _{LI} | Input Leakage Current | $V_{IN} = 5.5 \text{ V or Gnd}$ | | -10 | 10 | μΑ |
| I _{LO} | Output Leakage Current | $V_{OUT} = 5.5 \text{ V or Gnd}$ | | -10 | 10 | μΑ |

NOTES: 1. The supply current is the sum of I_{CC} and I_{PP}. The maximum current value is with Outputs O₀ to O₇ unloaded.

AC READ CHARACTERISTICS Over Operating Range with $V_{PP} = V_{CC}$.


| CVMPOL | DADAMETED | | 90 | | 12 | | 15 | | 17 | -2 | 20 | UNITS |
|------------------|--|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-------|
| SYMBOL PARAMETER | | MIN | MAX | Olulo |
| t _{ACC} | Address to Output Delay | | 90 | | 120 | | 150 | | 170 | | 200 | |
| t _{CE} | CE to Output Delay | | 90 | | 120 | | 150 | | 170 | | 200 | |
| t _{OE} | OE to Output Delay | | 35 | | 35 | | 40 | | 40 | | 40 | |
| t _{DF} | Output Disable to Output Float (Note 3) | | 35 | | 35 | | 40 | | 40 | | 40 | ns |
| t _{OH} | Output Hold <u>from</u> Addresses, CE or OE, Whichever Occurred First (Note 3) | 0 | | 0 | | 0 | | 0 | | 0 | | |

NOTE: 3. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven – see timing diagram.



^{2.} CMOS inputs: $V_{IL} = GND \pm 0.3V$, $V_{IH} = V_{CC} \pm 0.3 V$.

AC READ TIMING DIAGRAM



NOTE: 4. \overline{OE} may be delayed up to $t_{CE} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{CE} .


$\it CAPACITANCE$ (5) $T_A = 25 \, ^{\circ}C$, $f = 1 \, MHz$

| SYMBOL | PARAMETER | CONDITIONS | TYP ⁽⁶⁾ | MAX | UNITS |
|------------------|-----------------------------|-----------------------|--------------------|-----|-------|
| C _{IN} | Input Capacitance | V _{IN} = 0V | 4 | 6 | pF |
| C _{OUT} | Output Capacitance | V _{OUT} = 0V | 8 | 12 | pF |
| C _{VPP} | V _{PP} Capacitance | V _{PP} = 0 V | 18 | 25 | pF |

NOTES: 5. This parameter is only sampled and is not 100% tested.

TEST LOAD (High Impedance Test Systems)

A.C. TESTING INPUT/OUTPUT WAVEFORM



NOTE: 7. Provide adequate decoupling capacitance as close as possible to this device to achieve the published A.C. and D.C. parameters.

A 0.1 microfarad capacitor in parallel with a 0.01 microfarad capacitor connected between V_{CC} and ground is recommended.

Inadequate decoupling may result in access time degradation or other transient performance failures.

^{6.} Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltages.

PROGRAMMING INFORMATION

DC CHARACTERISTICS ($T_A = 25 \pm 5$ °C, $V_{CC} = 6.25 \pm 0.25$ V, $V_{PP} = 12.75 \pm 0.25$ V. See Notes 8, 9 and 10)

| SYMBOLS | PARAMETER | MIN | MAX | UNITS |
|-----------------|---|------|-----------------------|-------|
| ILI | Input Leakage Current $(V_{IN} = V_{CC} \text{ or Gnd})$ | -10 | 10 | μA |
| Ірр | V_{PP} Supply Current During Programming Pulse ($\overline{CE} = \overline{PGM} = V_{IL}$) | | 60 | mA |
| I _{cc} | V _{CC} Supply Current | | 50 | mA |
| V _{IL} | Input Low Voltage | -0.1 | 0.8 | V |
| V _{IH} | Input High Voltage | 2.0 | V _{CC} + 0.3 | V |
| V _{OL} | Output Low Voltage During Verify (I _{OL} = 2.1 mA) | | 0.4 | V |
| V _{OH} | Output High Voltage During Verify $(I_{OH} = -400 \mu A)$ | 3.5 | | V |


- NOTES: 8. V_{CC} must be applied either coincidentally or before V_{PP} and removed either coincidentally or after V_{PP}.

 9. V_{PP} must not be greater than 14 volts including overshoot. During CE = PGM = V_{IL}, V_{PP} must not be switched from 5 volts
 - 10. During power up the \overline{PGM} pin must be brought high ($\geq V_{IH}$) either coincident with or before power is applied to V_{PP} .

AC CHARACTERISTICS $(T_A = 25 \pm 5^{\circ}C, V_{CC} = 6.25 \pm 0.25 \text{ V}, V_{PP} = 12.75 \pm 0.25 \text{ V})$

| SYMBOLS | PARAMETER | MIN | TYP | MAX | UNITS | | | |
|-----------------------------------|--|----------------------------|-----|-----|-------|--|--|--|
| t _{AS} | Address Setup Time | 2 | | | μs | | | |
| t _{OES} | Output Enable Setup Time | Output Enable Setup Time 2 | | | | | | |
| tos | Data Setup Time | 2 | | | μs | | | |
| t _{AH} | Address Hold Time | 0 | | | μs | | | |
| t _{OH} | Data Hold Time | 2 | | | μs | | | |
| t _{DF} | Chip Disable to Output Float Delay | 0 | | 55 | ns | | | |
| t _{OE} | Data Valid From Output Enable | | | 55 | ns | | | |
| t _{VS} /t _{CES} | V _{PP} Setup Time/CE Setup Time | 2 | | | μs | | | |
| t _{PW} | PGM Pulse Width | 0.1 | 3 | 4 | ms | | | |

PROGRAMMING WAVEFORM



MODE SELECTION

The modes of operation of the WS27C010L are listed below. A single 5 V power supply is required in the read mode. All inputs are TTL levels except for V_{PP} and A_9 for device signature.

| MODE | PINS | CE | ŌĒ | PGM | A ₉ | Α ₀ | V _{PP} | v _{cc} | OUTPUTS |
|--------------|------------------------------|-----------------|-----------------|-------------------|--------------------------------|-----------------|---------------------------------|-----------------|------------------|
| Read | | V_{IL} | V _{IL} | X ⁽¹¹⁾ | Х | Х | Х | 5.0 V | D _{OUT} |
| Output Disab | le | Х | V _{IH} | Х | Х | Х | Х | 5.0 V | High Z |
| Standby | | V _{IH} | Х | Х | Х | Х | Х | 5.0 V | High Z |
| Programming |) | V_{IL} | V _{IH} | V _{IL} | Х | Х | V _{PP} ⁽¹²⁾ | 6.0 V | D _{IN} |
| Program Ver | ify | V_{IL} | V _{IL} | V _{IH} | Х | Х | V _{PP} ⁽¹²⁾ | 6.0 V | D _{OUT} |
| Program Inhi | bit | V_{IH} | Х | Х | Х | Х | V _{PP} ⁽¹²⁾ | 5.0 V | High Z |
| Signature | Manufacturer ⁽¹³⁾ | V_{IL} | V _{IL} | Х | V _H ⁽¹²⁾ | V _{IL} | Х | 5.0 V | 23 H |
| Signature | Device ⁽¹³⁾ | V_{IL} | V _{IL} | Х | V _H ⁽¹²⁾ | V _{IH} | Х | 5.0 V | C1 H |

 $\textbf{NOTES:} \ \ 11.X \ can \ be \ V_{IL} \ or \ V_{IH}.$

 $12.V_{H} = V_{PP} = 12.75 \pm 0.25 V.$

 $13.A_1 - A_8, A_{10} - A_{16} = V_{IL}.$

ORDERING INFORMATION

| PART NUMBER | SPEED (ns) | PACKAGE TYPE | PACKAGE DRAWING | OPERATING TEMPERATURE RANGE | WSI MANUFACTURING PROCEDURE |
|------------------|---------------|---------------------|--------------------|-----------------------------------|-----------------------------------|
| WS27C010L-12CMB* | 120 | 32 Pad CLLCC | C2 | Military | MIL-STD-883C |
| WS27C010L-12DMB* | 120 | 32 Pin CERDIP, 0.6" | D4 | Military | MIL-STD-883C |
| WS27C010L-15CMB | 150 | 32 Pad CLLCC | C2 | Military | MIL-STD-883C |
| WS27C010L-15DMB | 150 | 32 Pin CERDIP, 0.6" | D4 | Military | MIL-STD-883C |
| WS27C010L-17CMB* | 170 | 32 Pad CLLCC | C2 | Military | MIL-STD-883C |
| WS27C010L-17DMB* | 170 | 32 Pin CERDIP, 0.6" | D4 | Military | MIL-STD-883C |
| WS27C010L-20CMB* | 200 | 32 Pad CLLCC | C2 | Military | MIL-STD-883C |
| WS27C010L-20DMB* | 200 | 32 Pin CERDIP, 0.6" | D4 | Military | MIL-STD-883C |

NOTE: 14. The actual part marking will not include the initials "WS."

PROGRAMMING/ALGORITHMS/ERASURE/PROGRAMMERS

REFER TO PAGE 5-1

The WS27C010L is programmed using Algorithm E shown on page 5-11. (This product can also be programmed by using National Semiconductor's 27C010 Programming Algorithm.)

·*Ulli*

^{*}SMD product. See page 4-2 for SMD number.