

AUIRFS/L6535

Static @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	300			V	V _{GS} = 0V, I _D = 250µA
$\Delta V_{(BR)DSS} / \Delta T_J$	Breakdown Voltage Temp. Coefficient		0.39		V/°C	Reference to 25° C, I _D = 5.0mA
R _{DS(on)}	Static Drain-to-Source On-Resistance		148	185	mΩ	V _{GS} = 10V, I _D = 11A
V _{GS(th)}	Gate Threshold Voltage	3.0		5.0	V	V _{DS} = V _{GS} , I _D = 150μΑ
gfs	Forward Trans conductance	15			S	V _{DS} = 50V, I _D = 11A
I _{DSS}	Drain-to-Source Leakage Current			20		V _{DS} = 300V, V _{GS} = 0V
				250		V _{DS} = 300V,V _{GS} = 0V,T _J =125°C
I _{GSS}	Gate-to-Source Forward Leakage			100		V _{GS} = 20V
	Gate-to-Source Reverse Leakage			-100	nA	V _{GS} = -20V

Dynamic Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Continuous Source Current					MOSFET symbol
	Parameter	Min.	Тур.	Max.	Units	Conditions
Diode Char	racteristics					
C _{oss eff.}	Effective Output Capacitance		130			V_{GS} = 0V, V_{DS} = 0V to 240V ④
C _{oss}	Output Capacitance		66			$V_{GS} = 0V, V_{DS} = 240V f = 1.0MHz$
C _{oss}	Output Capacitance		1750		μr	$V_{GS} = 0V, V_{DS} = 1.0V f = 1.0MHz$
C _{rss}	Reverse Transfer Capacitance		40		pF	<i>f</i> = 1.0MHz
C _{oss}	Output Capacitance		195			V _{DS} = 25V
C _{iss}	Input Capacitance		2340			V _{GS} = 0V
Ls	Internal Source Inductance		7.5		nH	from package and center of die contact
L _D	Internal Drain Inductance		4.5			Between lead, 6mm (0.25in.)
t _f	Fall Time		10			V _{GS} = 10V ③
t _{d(off)}	Turn-Off Delay Time		22		ns	R _G = 5.0Ω
tr	Rise Time		16		20	I _D = 11A
t _{d(on)}	Turn-On Delay Time		15			V _{DD} = 300V
Q_{gd}	Gate-to-Drain Charge		13			V _{GS} = 10V③
Q _{gs}	Gate-to-Source Charge		12		nC	V _{DS} = 150V
Q _g	Total Gate Charge		38	57		I _D = 11A

I _S	Continuous Source Current (Body Diode)			19		MOSFET symbol showing the
I _{SM}	Pulsed Source Current (Body Diode) ①			100		integral reverse
V_{SD}	Diode Forward Voltage			1.3	V	T _J = 25°C,I _S = 11A,V _{GS} = 0V ③
t _{rr}	Reverse Recovery Time		190	285	ns	T _J = 25°C ,I _F = 11A, V _{DD} = 150V
Q _{rr}	Reverse Recovery Charge		990	1485	nC	di/dt = 100A/µs ③
t _{on}	Forward Turn-On Time	Intrinsic	turn-or	i time is	negligi	ble (turn-on is dominated by $L_{S}+L_{D}$)

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)
- ② Limited by T_{Jmax} starting $T_J = 25^{\circ}$ C, L = 3.6mH, $R_G = 50\Omega$, $I_{AS} = 11A$, $V_{GS} = 10V$. Part not recommended for use above this value. ③ Pulse width \leq 1.0ms; duty cycle \leq 2%.
- ④ Coss eff. is a fixed capacitance that gives the same charging time as Coss while VDS is rising from 0 to 80% VDSS.
- Limited by T_{Jmax}, see Fig.12a, 12b, 15, 16 for typical repetitive avalanche performance. (5)
- This value determined from sample failure population, starting $T_J = 25^{\circ}C$, L = 3.6mH, $R_G = 50\Omega$, $I_{AS} = 11A$, $V_{GS} = 10V$. 6
- This is applied to D²Pak When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and 0 soldering techniques refer to application note #AN-994
- R_{θ} is measured at T_J approximately 90°C. 8






Fig. 1 Typical Output Characteristics

0.1 0.1 1 10 100 V_{DS}, Drain-to-Source Voltage (V)

Tj = 175°C

.0\

≤60µs PULSE WIDTH

100

10

1


l_D, Drain-to-Source Current (A)


TOP

BOTTOM

VGS 15V 10V

8.0V 7.0V 6.5V 6.0V 5.5V 5.0V












Fig. 4 Typical Forward Trans conductance vs. Drain Current











Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage








Fig 8. Maximum Safe Operating Area






Fig 9. Maximum Drain Current vs. Case Temperature

Fig 10. Normalized On-Resistance vs. Temperature




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit






Fig 12b. Unclamped Inductive Waveforms








Fig 13b. Gate Charge Test Circuit




Fig 12c. Maximum Avalanche Energy vs. Drain Current




Fig 14. Threshold Voltage vs. Temperature






Fig 15. Typical Avalanche Current vs. Pulse width




Fig 16. Maximum Avalanche Energy vs. Temperature

Notes on Repetitive Avalanche Curves , Figures 15, 16: (For further info, see AN-1005 at www.infineon.com)

- Avalanche failures assumption: Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax}. This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long as Tjmax is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 12a, 12b.
- 4. PD (ave) = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. Iav = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 15, 16).
 - tav = Average time in avalanche.
 - D = Duty cycle in avalanche = tav ·f

ZthJC(D, tav) = Transient thermal resistance, see Figures 13)

$$\begin{split} \textbf{P}_{D \;(ave)} &= 1/2 \;(\; 1.3 \cdot \textbf{BV} \cdot \textbf{I}_{av}) = \Delta T/\; \textbf{Z}_{thJC} \\ \textbf{I}_{av} &= 2\Delta T/\; [1.3 \cdot \textbf{BV} \cdot \textbf{Z}_{th}] \\ \textbf{E}_{AS \;(AR)} &= \textbf{P}_{D \;(ave)} \cdot \textbf{t}_{av} \end{split}$$




Fig 17. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 18a. Switching Time Test Circuit





Fig 18b. Switching Time Waveforms



AUIRFS/L6535

D²Pak (TO-263AB) Package Outline (Dimensions are shown in millimeters (inches))





1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994

2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

▲ DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.

4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.

5. DIMENSION 61, 63 AND c1 APPLY TO BASE METAL ONLY.

6. DATUM A & B TO BE DETERMINED AT DATUM PLANE H.


7. CONTROLLING DIMENSION: INCH.

8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-263AB.


S Y M	DIMENSIONS				
В	MILLIM	ETERS	INC	HES	O T E S
0 L	MIN.	MAX.	MIN.	MAX.	S
A	4.06	4.83	.160	.190	
A1	0.00	0.254	.000	.010	
b	0.51	0.99	.020	.039	
b1	0.51	0.89	.020	.035	5
b2	1.14	1.78	.045	.070	
b3	1.14	1.73	.045	.068	5
С	0.38	0.74	.015	.029	
с1	0.38	0.58	.015	.023	5
c2	1.14	1.65	.045	.065	
D	8.38	9.65	.330	.380	3
D1	6.86	_	.270	_	4
E	9.65	10.67	.380	.420	3,4
Ε1	6.22	_	.245	_	4
e	2.54	BSC	.100	BSC	
Н	14.61	15.88	.575	.625	
L	1.78	2.79	.070	.110	
L1	_	1.68	-	.066	4
L2	_	1.78	_	.070	
L3	0.25	BSC	.010	BSC	

LEAD ASSIGNMENTS

DIODES 1. - ANODE (TWO DIE) / OPEN (ONE DIE) 2. 4. - CATHODE 3. - ANODE <u>HEXFEI</u> <u>IGBTs. CoPACK</u> 1. - GATE 2. 4. - DRAIN 3. - SOURCE 3. - SUIRCE




D ² Pak (TC	D-263AB)	Part Mark	king Inform	ation
------------------------	------------------	-----------	-------------	-------






AUIRFS/L6535

TO-262 Package Outline (Dimensions are shown in millimeters (inches)





NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
- 4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.
- 5. DIMENSION 61 AND c1 APPLY TO BASE METAL ONLY.
- 6. CONTROLLING DIMENSION: INCH.
- 7.- OUTLINE CONFORM TO JEDEC TO-262 EXCEPT A1(max.), b(min.) AND D1(min.) WHERE DIMENSIONS DERIVED THE ACTUAL PACKAGE OUTLINE.

LEAD ASSIGNMENTS

IGBTs, CoPACK

- 1.- GATE 2.- COLLECTOR 3.- EMITTER 4.- COLLECTOR


HEXFET

- DIODES
- 1.- ANODE (TWO DIE) / OPEN (ONE DIE) 2, 4.- CATHODE 3.- ANODE 1.- GATE
- 2.- DRAIN 3.- SOURCE 4.- DRAIN




S Y M		N			
B	MILLIM	IETERS INCHES			0 T
0 L	MIN.	MAX.	MIN.	MAX.	ES
A	4.06	4.83	.160	.190	
A1	2.03	3.02	.080	.119	
b	0.51	0.99	.020	.039	
b1	0.51	0.89	.020	.035	5
b2	1.14	1.78	.045	.070	
b3	1.14	1.73	.045	.068	5
С	0.38	0.74	.015	.029	
c1	0.38	0.58	.015	.023	5
c2	1.14	1.65	.045	.065	
D	8.38	9.65	.330	.380	3
D1	6.86	-	.270	-	4
E	9.65	10.67	.380	.420	3,4
E1	6.22	-	.245		4
е	2.54	BSC	.100 BSC		
L	13.46	14.10	.530	.555	
L1	_	1.65	-	.065	4
L2	3.56	3.71	.140	.146	

TO-262 Part Marking Information



TRR



D²Pak (TO-263AB) Tape & Reel Information (Dimensions are shown in millimeters (inches))

- 3
- DIMENSION MEASURED @ HUB. INCLUDES FLANGE DISTORTION @ OUTER EDGE. 4



Qualification Information

		Automotive (per AEC-Q101)				
		Comments: This part number(s) passed Automotive qualification. Infineon's Industrial and Consumer qualification level is granted by extension of the higher Automotive level.				
Moisture Sensitivity Level		TO-262 D ² -Pak	MSL1			
		Class M2 (+/-200) [†]				
	Machine Model		AEC-Q101-002			
	Liveen Dedy Medel	Class H1B (+/-1000V) [†]				
ESD	Human Body Model	AEC-Q101-001				
	Charged Device Medal	Class C5 (+/-2000V) [†]				
	Charged Device Model		AEC-Q101-005			
RoHS Compliant		Yes				

+ Highest passing voltage.

Revision History

Date	Comments
12/4/2015	 Updated datasheet with corporate template Corrected ordering table on page 1.
8/23/2017	Corrected part marking on pages 9,10.

Published by Infineon Technologies AG 81726 München, Germany © Infineon Technologies AG 2015 All Rights Reserved.

IMPORTANT NOTICE

The information given in this document shall in <u>no event</u> be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (<u>www.infineon.com</u>).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may <u>not</u> be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.