

AUIRF2804S-7P

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions	
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	40			V	$V_{GS} = 0V, I_{D} = 250\mu A$	
$\Delta V_{(BR)DSS} / \Delta T_J$	Breakdown Voltage Temp. Coefficient		0.028		V/°C	Reference to 25° C, $I_{D} = 1.0$ mA	
R _{DS(on)} SMD	Static Drain-to-Source On-Resistance		1.2	1.6	mΩ	V _{GS} = 10V, I _D = 160A ④	
V _{GS(th)}	Gate Threshold Voltage	2.0		4.0	V	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	
gfs	Forward Transconductance	220			S	$V_{DS} = 10V, I_D = 160A$	
I _{DSS}	Drain-to-Source Leakage Current			20	μA	$V_{DS} = 40V, V_{GS} = 0V$	
				250		V _{DS} = 40V, V _{GS} = 0V, T _J = 125°C	
	Gate-to-Source Forward Leakage			200		$V_{GS} = 20V$	
I _{GSS}	Gate-to-Source Reverse Leakage			-200	nA	$V_{GS} = -20V$	
Dynamic Elec	ctrical Characteristics @ $T_J = 25^{\circ}C$ (unless)	otherwise s	pecifie				
Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions	
Q _g	Total Gate Charge		170	260	Unito	$I_{\rm D} = 160 \text{A}$	
<u>∽g</u> Q _{gs}	Gate-to-Source Charge		63		nC	$V_{\rm DS} = 32V$	
Q _{gd}	Gate-to-Drain ("Miller") Charge		71		ne	$V_{GS} = 10V$ (4)	
$\underline{t}_{d(on)}$	Turn-On Delay Time		17			$V_{DD} = 20V$	
t _r	Rise Time		150			$I_{\rm D} = 160 {\rm A}$	
t _{d(off)}	Turn-Off Delay Time		110		ns	$R_G = 2.6\Omega$	
t _f	Fall Time		100			$V_{GS} = 10V$ ④	
-					nH	Between lead,	
L _D	Internal Drain Inductance		4.5	i —— I		6mm (0.25in.)	
-			7.5 —			from package	
Ls	Internal Source Inductance					and center of die contact	
C _{iss}	Input Capacitance		6930			$V_{GS} = 0V$	
C _{oss}	Output Capacitance		1750			$V_{\rm DS} = 25 V$	
C _{rss}	Reverse Transfer Capacitance		970		pF	f = 1.0 MHz, See Fig. 5	
C _{oss}	Output Capacitance		5740		•	$V_{GS} = 0V, V_{DS} = 1.0V, f = 1.0MH$	
C _{oss}	Output Capacitance		1570			$V_{GS} = 0V, V_{DS} = 32V, f = 1.0MHz$	
C _{oss} eff.	Effective Output Capacitance ④		2340			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 32V$	
Diode Charac	teristics						
Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions	
	Continuous Source Current					MOSFET symbol	
I _S	(Body Diode)			320①	•	showing the	
I _{SM}	Pulsed Source Current			10.55	A	integral reverse	
	(Body Diode) ②		— — 1360			p-n junction diode.	
V _{SD}	Diode Forward Voltage			1.3	V	$T_{\rm J} = 25^{\circ}$ C, $I_{\rm S} = 160$ A, $V_{\rm GS} = 0$ V @	
rr	Reverse Recovery Time		43	65	ns	$T_J = 25^{\circ}C$, $I_F = 160A$, $V_{DD} = 20V$	
Q _{rr}	Reverse Recovery Charge		48	72	nC	di/dt = 100A/µs ④	
t _{on}	Forward Turn-On Time	Intrir				ible (turn-on is dominated by $L_{s}+L_{D}$)	

Notes:

- ① Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 240A. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements. (Refer to AN-1140)
- Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11). 0
- 3 Limited by T_{Jmax} , starting $T_J = 25^{\circ}$ C, L=0.049mH, $R_G = 25\Omega$, $I_{AS} = 160A$, $V_{GS} = 10V$. Part not recommended for use above this value.
- ④ Pulse width \leq 1.0ms; duty cycle \leq 2%.
- Coss eff. is a fixed capacitance that gives the same charging time as Coss while V_{DS} is rising from 0 to 80% V_{DSS}. (5)
- © Limited by T_{Jmax}, see Fig.12a, 12b, 15, 16 for typical repetitive avalanche performance.
- This value determined from sample failure population, starting $T_J = 25^{\circ}C$, L= 0.049mH, $R_G = 25\Omega$, $I_{AS} = 160A$, $V_{GS} = 10V$. $\overline{\mathcal{O}}$ This is applied to D2Pak, when mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and 8 soldering techniques refer to application note # AN-994.
- (9) R_{θ} is measured at T_J of approximately 90°C.






Fig. 1 Typical Output Characteristics




Fig. 2 Typical Output Characteristics




Fig. 3 Typical Transfer Characteristics




Fig. 4 Typical Forward Trans conductance vs. Drain Current



AUIRF2804S-7P






Fig 5. Typical Capacitance vs. Drain-to-Source Voltage













Fig 8. Maximum Safe Operating Area



AUIRF2804S-7P






Fig 10. Normalized On-Resistance vs. Temperature




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case






Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms

ld




Fig 13a. Basic Gate Charge Waveform






Fig 13b. Gate Charge Test Circuit








Fig 14. Threshold Voltage vs. Temperature



AUIRF2804S-7P






Fig 15. Typical Avalanche Current vs. Pulse width





Notes on Repetitive Avalanche Curves , Figures 15, 16: (For further info, see AN-1005 at www.irf.com)

- 1. Avalanche failures assumption:
 - Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax}. This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long as T_{jmax} is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 12a, 12b.
- 4. PD (ave) = Average power dissipation per single avalanche pulse.
- BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. Iav = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed Tjmax (assumed as 25°C in Figure 15, 16).
 - tav = Average time in avalanche.
 - D = Duty cycle in avalanche = $tav \cdot f$

ZthJC(D, tav) = Transient thermal resistance, see Figures 11)

$$\begin{split} \mathsf{P}_{D \;(ave)} &= 1/2 \; (\; 1.3 \cdot \mathsf{BV} \cdot \mathsf{I}_{av}) = \Delta T/ \; \mathsf{Z}_{thJC} \\ \mathsf{I}_{av} &= 2 \Delta T/ \; [1.3 \cdot \mathsf{BV} \cdot \mathsf{Z}_{th}] \\ \mathsf{E}_{AS \;(AR)} &= \mathsf{P}_{D \;(ave)} \cdot t_{av} \end{split}$$






Fig 17. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 18a. Switching Time Test Circuit






Fig 18b. Switching Time Waveforms



D²Pak - 7 Pin Package Outline

Dimensions are shown in millimeters (inches)





S Y M	DIMENSIONS				
M B O	MILLIM	ETERS	INC	NOTES	
	MIN.	MAX.	MIN.	MAX.	E S
A	4.06	4.83	.160	.190	
A1	-	0.254	-	.010	
ь	0.51	0.99	.020	.036	
Ь1	0.51	0.89	.020	.032	5
с	0.38	0.74	.015	.029	
c1	0.38	0.58	.015	.023	5
c2	1.14	1.65	.045	.065	
D	8.38	9.65	.330	.380	3
D1	6.86	-	.270		4
E	9.65	10.67	.380	.420	3,4
E1	6.22	-	.245		4
e	1.27	1.27 BSC		BSC	
н	14.61	15.88	.575	.625	
L	1.78	2.79	.070	.110	
∟1	-	1.68	-	.066	4
L2	—	1.78	-	.070	
L3	0.25	0.25 BSC		.010 BSC	
L4	4.78	5.28	.188	.208	

NOTES:

1. DIMENSIONING AND TOLERANCING AS PER ASME Y14.5M-1994

2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

SUMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.


4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.

5. DIMENSION 61 AND c1 APPLY TO BASE METAL ONLY.

6. DATUM A & B TO BE DETERMINED AT DATUM PLANE H.

- 7. CONTROLLING DIMENSION: INCH.
- 8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-263CB.





Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



D2Pak - 7 Pin Tape and Reel


NOTES, TAPE & REEL, LABELLING:


- 1. TAPE AND REEL.
 - 1.1 REEL SIZE 13 INCH DIAMETER.
 - 1.2 EACH REEL CONTAINING 800 DEVICES.
 - 1.3 THERE SHALL BE A MINIMUM OF 42 SEALED POCKETS CONTAINED IN THE LEADER AND A MINIMUM OF 15 SEALED POCKETS IN THE TRAILER.
 - 1.4 PEEL STRENGTH MUST CONFORM TO THE SPEC. NO. 71-9667.
 - 1.5 PART ORIENTATION SHALL BE AS SHOWN BELOW.

1.6 REEL MAY CONTAIN A MAXIMUM OF TWO UNIQUE LOT CODE/DATE CODE COMBINATIONS. REWORKED REELS MAY CONTAIN A MAXIMUM OF THREE UNIQUE LOT CODE/DATE CODE COMBINATIONS. HOWEVER, THE LOT CODES AND DATE CODES WITH THEIR RESPECTIVE QUANTITIES SHALL APPEAR ON THE BAR CODE LABEL FOR THE AFFECTED REEL.

(4)

- 2. LABELLING (REEL AND SHIPPING BAG).
 - 2.1 CUST. PART NUMBER (BAR CODE): IRFXXXXSTRL-7P
 - 2.2 CUST. PART NUMBER (TEXT CODE): IRFXXXXSTRL-7P
 - 2.3 I.R. PART NUMBER: IRFXXXXSTRL-7P
 - 2.4 QUANTITY:
 - 2.5 VENDOR CODE: IR
 - 2.6 LOT CODE:
 - 2.7 DATE CODE:





Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



Qualification Information

			Automotive			
			(per AEC-Q101)			
Qualification Level		Comments: This part number(s) passed Automotive qualification. IR's Indus- trial and Consumer qualification level is granted by extension of the higher Automotive level.				
		D ² PAK 7 Pin	MSL1			
	Machine Model	Class M4 [†]				
		(Per AEC-Q101-002)				
	Human Body Model	Class H3A [†]				
ESD		(per AEC-Q101-001)				
	Charged Device Model	Class C5 [†]				
		(per AEC-Q101-005)				
RoHS Compliant		Yes				

† Highest passing voltage.

Revision History

Date	Comments	
11/11/2015	Updated datasheet with corporate template	
11/11/2013	Corrected ordering table on page 1.	

Published by Infineon Technologies AG 81726 München, Germany © Infineon Technologies AG 2015 All Rights Reserved.

IMPORTANT NOTICE

The information given in this document shall in <u>no event</u> be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (<u>www.infineon.com</u>).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may <u>not</u> be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.