

#### **Applications**


The AS5115 is ideal for several automotive and industrial applications such as

- Microcontroller-based systems
- Contactless rotary position sensing
- General purpose for automotive and industrial applications

#### **Block Diagram**

The functional blocks of this device are shown below:

Figure 2: AS5115 Block Diagram



Page 2


Document Feedback

[v1-16] 2016-Nov-17



#### **Pin Assignments**

Figure 3: Pin Diagram (Top View)



#### **Pin Description**

Figure 4: Pin Description

| Pin Name         | Pin<br>Number | Pin Type                           | Description   |
|------------------|---------------|------------------------------------|---|
| DCLK             | 1             |                                    | Clock input for digital interface                         |
| CS               | 2             | Digital input with Schmitt trigger | Clock input for digital interface,<br>Scan enable         |
| DIO              | 3             | Digital input/output               | Data I/O for digital interface, Scan input                |
| TC               | 4             | Analog input/output                | Test coil   |
| A_TST            | 5             | Analog output/Digital output       | Analog test pin, Scan output                              |
| PROG             | 6             |                                    | OTP programming pad                                       |
| VSS              | 7             | Supply pad                         | Also used as VSS of test coil +<br>EasyZapp (double bond) |
| SINP/SINN        | 8             |                                    |   |
| SINN/SINP/CM_SIN | 9             | Analog output                      | Buffered analog output                                    |
| COSP/COSN        | 10            | Analog output                      | bullered allalog output                                   |
| COSN/COSP/CM_COS | 11            |                                    |   |



| Pin Name | Pin<br>Number | Pin Type                    | Description  |
|----------|---------------|-----------------------------|--|
| TB3      | 12            |                             | Test bus, analog output  |
| TB2      | 13            | Analog output/Digital input | rest bus, unalog output  |
| TB1      | 14            |                             | Test bus, analog output; external clock $\rightarrow$ sync. prod. test |
| TB0      | 15            | Analog output               | Test bus, analog output  |
| VDD      | 16            | Supply pad                  | Digital + analog supply  |

Page 4
Document Feedback



#### **Absolute Maximum Ratings**

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under Operating Conditions is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 5: Absolute Maximum Ratings

| Symbol             | Parameter                              | Min     | Max                   | Units       | Comments  |  |  |  |  |
|--------------------|--|---------|-----------------------|-------------|---|--|--|--|--|
|                    | Electrical Parameters                  |         |                       |             |   |  |  |  |  |
| V <sub>DD</sub>    | Supply voltage                         | -0.3    | 7                     | ٧           |   |  |  |  |  |
| V_in               | Input pin voltage                      | -0.3    | V <sub>DD</sub> + 0.3 | V           |   |  |  |  |  |
| l_scr              | Input current<br>(latchup<br>immunity) | -100    | 100                   | mA          | EIA/JESD78 Class II Level A   |  |  |  |  |
|                    |  |         | Electrostation        | c Discharge | 2   |  |  |  |  |
| ESD <sub>HBM</sub> | Electrostatic<br>discharge             |         | ±2                    | kV          | JESD22-A114E  |  |  |  |  |
|                    |  | Con     | tinuous Pov           | ver Dissipa | tion  |  |  |  |  |
| P <sub>tot</sub>   | Total power dissipation                |         | 275                   | mW          |   |  |  |  |  |
| Q_JA               | Package thermal resistance             |         | 110                   | °C/W        | Velocity =0; Multi Layer PCB; Jedec<br>Standard Testboard   |  |  |  |  |
|                    | Te                                     | mperatu | re Ranges aı          | nd Storage  | Conditions  |  |  |  |  |
| T_strg             | Storage<br>temperature                 | -65     | 150                   | °C          |   |  |  |  |  |
| T_body             | Package body<br>temperature            |         | 260                   | °C          | IPC/JEDEC J-STD-020. The reflow peak soldering temperature (body temperature) specified is in accordance with IPC/JEDEC J-STD-020 "Moisture/Reflow Sensitivity Classification for Non-Hermetic Solid State Surface Mount Devices". The lead finish for Pb-free leaded packages is matte tin(100% Sn). |  |  |  |  |
| RH <sub>NC</sub>   | Relative humidity non-condensing       | 5       | 85                    | %           |   |  |  |  |  |
| MSL                | Moisture<br>sensitivity level          | 3       |                       |             | Represents a maximum floor time of 168h   |  |  |  |  |



#### **Electrical Characteristics**

All limits are guaranteed. The parameters with min and max values are guaranteed with production tests or SQC (Statistical Quality Control) methods.

Figure 6: Operating Conditions

| Symbol          | Parameter               | Conditions | Min | Тур | Max | Unit |
|-----------------|-------------------------|------------|-----|-----|-----|------|
| V <sub>DD</sub> | Positive supply voltage |            | 4.5 |     | 5.5 | V    |
| V <sub>SS</sub> | Negative supply voltage |            | 0.0 |     | 0.0 | V    |
| T_amb           | Ambient temperature     |            | -40 |     | 150 | °C   |

Figure 7: DC/AC Characteristics for Digital Inputs and Outputs

| Symbol | Parameter                 | Conditions         | Min                   | Тур | Max                   | Unit |
|--------|---------------------------|--------------------|-----------------------|-----|-----------------------|------|
|        |                           | CMOS Input         |                       | •   |                       |      |
| V_IH   | High level input voltage  |                    | 0.7 * V <sub>DD</sub> |     | V <sub>DD</sub>       | ٧    |
| V_IL   | Low level input voltage   |                    | 0                     |     | 0.3 * V <sub>DD</sub> | ٧    |
| I_LEAK | Input leakage current     |                    |                       |     | 1                     | μΑ   |
|        |                           | CMOS Output        |                       |     |                       |      |
| V_OH   | High level output voltage | 4mA                | V <sub>DD</sub> - 0.5 |     | V <sub>DD</sub>       | ٧    |
| V_OL   | Low level output voltage  | 4mA                | 0                     |     | V <sub>SS</sub> + 0.4 | V    |
| C_L    | Capacitive load           |                    |                       |     | 35                    | pF   |
|        |                           | CMOS Output Trista | nte                   |     |                       |      |
| I_OZ   | Tristate leakage current  |                    |                       |     | 1                     | μΑ   |

Figure 8: Magnetic Input Specification

| Symbol           | Parameter                      | Conditions  | Min | Тур | Max | Unit |
|------------------|--------------------------------|---|-----|-----|-----|------|
| B <sub>Zpp</sub> | Magnetic input field amplitude | Peak to peak at the radius (=1mm) of the hall array | 32  |     | 160 | mT   |
| B_offset         | Magnetic field offset          | Within the linear range of the magnet               | -10 |     | 10  | mT   |
| f <sub>rot</sub> | Rotational speed               | Maximum 30,000 RPM                                  | 0   |     | 500 | Hz   |

Page 6ams DatasheetDocument Feedback[v1-16] 2016-Nov-17



Figure 9: Electrical System Specifications

| Symbol                 | Parameter                                      | Conditions   | Min                    | Тур  | Max                   | Unit       |
|------------------------|--|--|------------------------|------|-----------------------|------------|
| IDD                    | Current consumption                            | Maximum value derived at maximum I_H (Hall Bias Current) |                        |      | 28                    | mA         |
| t <sub>power_on</sub>  | Power up time                                  |  |                        |      | 1.275                 | ms         |
| t <sub>prop</sub>      | Propagation delay                              | -40°C to 150°C   | 18                     | 22   | 30                    | μs         |
|                        |  | Version: AS5115  | 10                     |      | 60                    |            |
| М                      | Magnetic sensitivity                           | Version: AS5115A   | 20.72                  | 28   | 35.28                 | mV /<br>mT |
|                        |  | Version: AS5115F   | 13.5                   | 24   | 34.5                  |            |
| V <sub>PP</sub>        | Analog output voltage amplitude (peak to peak) |  | 1.38                   | 1.94 | 2.5                   | V          |
| AM <sub>Temp</sub>     | AM tracking accuracy over temperature          | -40°C to 150°C   | -1                     |      | 1                     | %          |
| AM                     | Sin / Cos amplitude<br>mismatch                | 25°C   | -2                     |      | 2                     | %          |
| $V_{\text{offset1}}$   |  | At no input signal;<br>programmable OTP setting          | 1.47                   | 1.5  | 1.53                  |            |
| V <sub>offset2</sub>   | Output DC offset voltage                       | (see Device Communication / Programming)                 | 2.45                   | 2.5  | 2.55                  | V          |
| DC <sub>offdrift</sub> | DC offset drift                                | -40°C to 150°C   | -50                    |      | 50                    | μV/°C      |
| V <sub>OUT</sub>       | Analog output range                            |  | V <sub>SS</sub> + 0.25 |      | V <sub>DD</sub> - 0.5 | V          |
| I <sub>OUT</sub>       | Output current                                 |  | -1                     |      | 1                     | mA         |
| C <sub>LOAD</sub>      | Capacitive load                                |  |                        |      | 1000                  | pF         |



#### **Timing Characteristics**

Figure 10: Timing Characteristics

| Symbol | Parameter   | Condition        | Min                            | Тур | Max                             | Unit |
|--------|---|------------------|--------------------------------|-----|---------------------------------|------|
| t1_3   | Chip select to positive edge of DCLK  |                  | 30                             |     |                                 | ns   |
| t2_3   | Chip select to drive bus externally   |                  | 0                              |     |                                 | ns   |
| t3     | Setup time command<br>bit Data valid to<br>positive edge of DCLK                  |                  | 30                             |     |                                 | ns   |
| t4     | Hold time command bit<br>Data valid after positive<br>edge of DCLK                |                  | 15                             |     |                                 | ns   |
| t5     | Float time positive edge<br>of DCLK for last<br>command bit to bus<br>float       | see<br>Figure 18 |                                |     | $\frac{1}{(2+0)\cdot f\_DCLK}$  | ns   |
| t6     | Bus driving time<br>Positive edge of DCLK<br>for last command bit to<br>bus drive | and<br>Figure 19 | $\frac{1}{(2+0)\cdot f\_DCLK}$ |     |                                 | ns   |
| t7     | Data valid time positive<br>edge of DCLK to bus<br>valid                          |                  | $\frac{1}{(2+0)\cdot f\_DCLK}$ |     | $\frac{1}{(2+30)\cdot f\_DCLK}$ | ns   |
| t8     | Hold time data bit Data<br>valid after positive edge<br>of DCLK                   |                  | $\frac{1}{(2+0)\cdot f\_DCLK}$ |     |                                 | ns   |
| t9_3   | Hold time chip select<br>positive edge DCLK to<br>negative edge of chip<br>select |                  | $\frac{1}{(2+0)\cdot f\_DCLK}$ |     |                                 | ns   |

Page 8ams DatasheetDocument Feedback[v1-16] 2016-Nov-17



| Symbol | Parameter  | Condition | Min | Тур | Max | Unit |
|--------|--|-----------|-----|-----|-----|------|
| t10_3  | Bus floating time<br>negative edge of chip<br>select to float bus                  |           |     |     | 30  | ns   |
| t11    | Setup time data bit at<br>write access<br>Data valid to positive<br>edge of DCLK   |           | 30  |     |     | ns   |
| t12    | Hold time data bit at<br>write access<br>Data valid after positive<br>edge of DCLK |           | 15  |     |     | ns   |
| t13_3  | Bus floating time<br>negative edge of chip<br>select to float bus                  |           | -   |     | 30  | ns   |

#### Note(s):

 $1. \ The \ digital \ interface \ will \ be \ reset \ during \ the \ low \ phase \ of \ the \ CS \ signal.$ 



#### **Detailed Description**

#### Sleep Mode

The target is to provide the possibility to reduce the total current consumption. No output signal will be provided when the IC is in sleep mode. Enabling or disabling sleep mode is done by sending the SLEEP or WAKEUP commands via. the SSI interface. Analog blocks are powered down with respect to fast wake up time.

#### **SSI Interface**

The setup for the device is handled by the digital interface. Each communication starts with the rising edge of the chip select signal. The synchronization between the internal free running analog clock oscillator and the external used digital clock source for the digital interface is done in a way that the digital clock frequency can vary in a wide range.

Figure 11: SSI Interface Pin Description

| Port                            | Symbol | Function  |
|---------------------------------|--------|---|
| Chip select                     | CS     | Indicates the start of a new access cycle to the device. $CS = LO \rightarrow reset$ of the digital interface   |
| DCLK                            | DCLK   | Clock source for the communication over the digital interface.  |
| Bidirectional data input output | DIO    | Command and data information over one single line. The first bit of the command defines a read or write access. |

Page 10

Document Feedback

[v1-16] 2016-Nov-17



Figure 12: SSI Interface Parameter Description

| Symbol    | Parameter                                      | Notes   | Min      | Тур   | Max   | Unit |
|-----------|--|---|----------|-------|-------|------|
| f_DCLK    | Clock frequency at normal operation            | The nominal value for the clock frequency can be  | No limit | 5     | 6     | MHz  |
| f_EZ_RW   | Clock frequency at easy zap read write access  | derived from a 10MHz oscillator source.   | No limit | 5     | 6     | kHz  |
| f_EZ_PROG | Clock frequency at easy zap accessprogram OTP  | Correct access to the programmable zener diode block needs a strict timing – the zappulse is exact one period. The nominal value for the clock frequency can be derived from a 10MHz oscillator source. | 200      |       | 650   | kHz  |
| f_EZ_ARB  | Clock frequency at easy<br>zap analog readback | 20pF external load allowed.<br>The nominal value for the<br>clock frequency can be<br>derived from a 10MHz<br>oscillator source.  | No limit | 156.3 | 162.5 | kHz  |

| Parameter                                      | Notes  |
|--|--|
| Interface General a                            | at Normal Mode                                       |
| Protocol: 5 command bit + 16 data input output |  |
| Command  | 5-bit command: cmd<4:0> ← bit<21:16>                 |
| Data   | 16-bit data: data<15:0> ← bit<15:0>                  |
| Interface General at                           | t Extended Mode                                      |
| Protocol: 5 command bit + 46 data input output |  |
| Command  | 5-bit command: cmd<4:0> ← bit<50:46>                 |
| Data   | 34-bit data: data<45:0> ← bit<45:0>                  |
| Interface                                      | Modes  |
| Normal read operation mode                     | cmd<4:0> = $<00xxx> \rightarrow 1$ DCLK per data bit |
| Extended read operation mode                   | cmd<4:0> = <01xxx> $\rightarrow$ 4 DCLK per data bit |
| Normal write operation mode                    | cmd<4:0> = <10xxx> $\rightarrow$ 1 DCLK per data bit |
| Extended write operation mode                  | cmd<4:0> = <11xxx> $\rightarrow$ 4 DCLK per data bit |

ams Datasheet [v1-16] 2016-Nov-17

Downloaded from Arrow.com.



# **Device Communication / Programming**

Figure 13: Digital Interface at Normal Mode

| #  | Command         | Bin   | Mode  | 15             | 14      | 13 12 | 12 | 7 | 10 | <b>၈</b>       | ω           | 7 | 9 | 2 | 4 | က | 7 | _ | 0 |
|----|-----------------|-------|-------|----------------|---------|-------|----|---|----|----------------|-------------|---|---|---|---|---|---|---|---|
| 23 | 23 WRITE_CONFIG | 10111 | write | write go2sleep | gen_rst |       |    |   |    | analog_<br>sig | OB_bypassed |   |   |   |   |   |   |   |   |
| 16 | EN_PROG         | 10000 | write | 1              | 0       | 0     | 0  | 1 | 1  | 0              | 0           | 1 | 0 | - | 0 | - | - | - | 0 |

| Functionality | Enter/leave low power mode (no output signals) | Generates global reset | Switches the channels to the test bus after the PGA | Disable and bypass output buffer for testing purpose |
|---------------|--|------------------------|---|--|
| Name          | go2sleep                                       | gen_rst                | analog_sig  | OB_bypassed  |

**amsDatasheet** [v1-16] 2016-Nov-17



Figure 14: Digital Interface at Extended Mode

| User Settings    | 3> <8: <6> <5: 0>                   | cm_ gain dc_ hall_<br>cos gain offset bias | cm_ gain dc_ hall_<br>cos gain offset bias | cm_ gain dc_ hall_<br>cos gain offset bias |
|------------------|-------------------------------------|--|--|--|
| Ose              | <10> <9> <8: 7>                     | cm_<br>sin                                 | cm_<br>sin                                 | cm_<br>sin                                 |
|                  | <12> <11>                           | invert_<br>channel                         | invert_<br>channel                         | invert_<br>channel                         |
|                  | <13> <12>                           | <u>.</u>                                   | <u>-</u>                                   |  |
| SG               | <17:<br>14>                         | _  | _  | <b>L</b>                                   |
| Factory Settings | <19:<br>18>                         | <b>-</b>                                   | <b>-</b>                                   | _  |
| Factor           | <25: <22: <19: <17: 23> 20> 18> 14> | _  | _  | _  |
|                  | <25:<br>23>                         | _  | _  | _  |
|                  | <45: <43:                           | _  | _  | _  |
|                  | <45:<br>44>                         | _  | <u> </u>                                   | _  |
|                  | Mode                                | 11111 xtwrite                              | 11001 xtwrite                              | 01111 xt read                              |
|                  | Bin                                 | 11111                                      |  | 01111                                      |
|                  | Command Bin                         | WRITE_OTP                                  | 25 PROG_OTP                                | RD_OTP                                     |
|                  | #                                   | 31   | 25   | 15   |

# Note(s):

1. "r" stands for reserved bits. They must not be modified, unless otherwise noted.

2. Send EN PROG (command 16) in normal mode before accessing the OTP in extended mode.


3. OTP assignment will be defined/updated.



Figure 15: User Settings Description

| Name                   | Functionality  |
|------------------------|--|
| invert_channel Inverts | SIN and COS channel before the PGA for inverted output function (0 $\rightarrow$ SIN/COS, 1 $\rightarrow$ SINN/COSN)   |
| cm_sin                 | Common mode voltage output enabled at SINN / CM pin $(0 \rightarrow \text{differential}, 1 \rightarrow \text{common})$ |
| cm_cos                 | Common mode voltage output enabled at COSN / CM pin $(0 \rightarrow \text{differential}, 1 \rightarrow \text{common})$ |
| gain                   | PGA gain setting (influences overall magnetic sensitivity), 2-bit  |
| dc_offset              | Output DC bias offset (0 $\rightarrow$ Voffset1=1.5V, 1 $\rightarrow$ Voffset2=2.5V)                                   |
| Hall_b                 | Hall bias setting (influences overall magnetic sensitivity), 6-bit   |

Figure 16: Sensitivity Gain Settings - Relative Sensitivity in %




The amplitude of the output signal is programmable via sensitivity (6bit) and/or gain (2bit) settings (see Figure 16).

Page 14
Document Feedback
[v1-16] 2016-Nov-17




Figure 17: Sensitivity Gain Settings - Sensitivity [mV/mT]



# Waveform – Digital Interface at Normal Operation Mode

Figure 18:
Digital Interface at Normal Operation Mode




**ams Datasheet** [v1-16] 2016-Nov-17



#### Waveform - Digital Interface at Extended Mode

In the extended mode, the digital interface needs four clocks for one data bit due to the internal structure. During this time, the device is able to handle internal signals for special access (e.g. the easy zap interface).

Figure 19:
Digital Interface at Extended Mode



#### Waveform – Digital Interface at Analog Readback of the Zener Diodes

To be sure that all Zener-Diodes are correctly burned, an analog readback mechanism is defined. Perform the 'READ OTP ANA' sequence according to the command table and measure the value of the diode at the end of each phase.

Figure 20:
Digital Interface at Analog Readback of Zener Diodes






Figure 21: Serial Bit Sequence (16-Bit Read/ Write)

|         | 00  |
|---------|-----|
|         | 10  |
|         | D2  |
|         | D3  |
|         | D4  |
|         | D5  |
| ta      | 9Q  |
| rite Da | D7  |
| ad / W  | D8  |
| Re      | 6Q  |
|         | D10 |
|         | D11 |
|         | D12 |
|         | D13 |
|         | D14 |
|         | D15 |
|         | 8   |
| nand    | C1  |
| Comn    | C2  |
| Write   | C   |
|         | C4  |
|         |     |

# **One Time Programming Content**

The AS5115 die has an integrated 46-bit OTP ROM (Easyzapp) for trimming and configuration purposes. The PROM can be programmed via. the serial interface. For irreversible programming, an external programming voltage at PROG pin is needed. For security reasons, the factory trim bits can be locked by a lock bit.

As shown in the figure below, the OTP holds 46 bits. Bit number 44 and 45 are used for OTP testing purposes and ESD protection of the remaining cells.

Figure 22: OTP User Settings

| Comments  | Sets overall sensitivity | Output DC offset setting | Output Buffer Gain setting | Set in production test | Inverts SIN and COS channel before the PGA for inverted output function | Common mode voltage output enabled at SINN / CM pin | Common mode voltage output enabled at COSN / CM pin |
|-----------|--------------------------|--------------------------|----------------------------|------------------------|---|---|---|
| Access    | User                     | User                     | User                       | ams                    | User  | User  | User  |
| OTP End   | 5                        | 9                        | 8                          | 13                     | 11  | 10  | O   |
| OTP Start | 0                        | 9                        | 7                          | 13                     | 11  | 10  | 6   |
| Bit Count | 9                        | -                        | 2                          | -                      | -   | -   | -   |
| Name      | Hall_b                   | dc_offset                | gain                       | Lock                   | invert_channel  | cm_sin  | soo_mɔ  |

Remark: OTP assignment will be defined/updated.


Page 17

**Document Feedback** 



# Analog Sin/Cos Outputs with External Interpolator

Figure 23:
Sine and Cosine Outputs for External Angle Calculation



#### Note(s):

- 1. It is recommended to use a 100k pull-up resistance.
- 2. Default conditions for unused pins are: DCLK, CS, DIO, TC, A\_TST, TBO, TB1, TB2, TB3 connect to VSS.

The AS5115 provides analog sine and cosine outputs (SINP, COSP) of the Hall array front-end for test purposes. These outputs allow the user to perform the angle calculation by an external ADC +  $\mu$ C, e.g. to compute the angle with a high resolution. The signal lines must be kept as short as possible. In the case of longer lines, they must be shielded in order to achieve best noise performance.


Through the programming of one bit, you have the possibility to choose between the analog sine and cosine outputs (SINP, COSP) and their inverted signals (SINN, COSN). Furthermore, by programming the bits <9:10> you can enable the common mode output signals of SIN and COS.

Page 18
Document Feedback
[v1-16] 2016-Nov-17



#### **OTP Programming and Verification**

Figure 24:
OTP Programming Connection



#### Note(s):

1. The maximum capacitive load at PROG in normal operation should be less than 20pF. However, during programming the capacitors C1+C2 are needed to buffer the programming voltage during current spikes, but they must be removed for normal operation. To overcome this contradiction, the recommendation is to add a diode (4148 or similar) between PROG and VDD as shown in Figure 24 (special case setup), if the capacitors can not be removed at final assembly.

Due to D1, the capacitors C1+C2 are loaded with VDD - 0.7V at startup, hence not influencing the readout of the internal OTP registers. During programming the OTP, the diode ensures that no current is flowing from PROG (8V - 8.5V) to VDD (5V). In the standard case (see Figure 24), the verification of a correct OTP readout can be done by analog readback of the OTP register.

As long as the PROG pin is accessible it is recommended to use standard setup. In case the PROG pin is not accessible at final assembly, the special setup is recommended.

ams Datasheet Page 19
[v1-16] 2016-Nov-17 Document Feedback



For programming of the OTP, an additional voltage has to be applied to the pin PROG. It has to be buffered by a fast 100nF capacitor (ceramic) and a  $10\mu F$  capacitor. The information to be programmed is set by command 25. The OTP bits 16 until 45 are used for ams factory trimming and cannot be overwritten.

Figure 25:
OTP Programming Parameters

| Symbol          | Parameter           | Min | Max | Unit | Note        |
|-----------------|---------------------|-----|-----|------|-------------|
| V <sub>DD</sub> | Supply Voltage      | 5   | 5.5 | V    |             |
| GND             | Ground Level        | 0   | 0   | V    |             |
| V_zapp          | Programming Voltage | 8   | 8.5 | V    | At pin PROG |
| T_zapp          | Temperature         | 0   | 85  | °C   |             |
| f_clk           | CLK Frequency       |     | 100 | kHz  | At pin DCLK |


After programming, the programmed OTP bits have to be verified by Analog Verification:

By switching into Extended Mode and sending an ANALOG OTP READ command (#9), pin PROG becomes an output, sending an analog voltage with each clock representing a sequence of the bits in the OTP register (starting with D45). A voltage of <500mV indicates a correctly programmed bit ("1") while a voltage level between 2V and 3.5V indicates a correctly unprogrammed bit ("0"). Any voltage level in between indicates incorrect programming.

Page 20
Document Feedback
[v1-16] 2016-Nov-17



Figure 26: Analog OTP Verification



#### **Pre-Programmed Version**

Figure 27: Pre-Programmed Version

| Version | Sensitivity    | Output | Output DC<br>Offset | PGA Gain<br>Setting | Hall Bias Current                 |
|---------|----------------|--------|---------------------|---------------------|-----------------------------------|
| AS5115  | Not programmed | 1.5V   | 0                   | Not programmed      | Untrimmed                         |
| AS5115A | 28 mV/mT       | 2.5V   | 1                   | 00                  | 14μΑ                              |
| AS5115F | 24 mV/mT       | 1.5V   | 0                   | 11                  | 8.42µA<br>(trim code 10hex fixed) |

ams Datasheet [v1-16] 2016-Nov-17




#### **Application Information**

#### **Mechanical Data**

The internal Hall elements are placed in the center of the package on a circle with a radius of 1 mm.

Figure 28: Hall Element Position



#### Note(s):

- 1. All dimensions in mm.
- 2. Die thickness 381 $\mu$ m.
- 3. Adhesive thickness 30  $\pm$  15  $\mu m.$
- 4. Leadframe downset 200  $\pm$  38  $\mu m.$
- 5. Leadframe thickness 152  $\pm$  8  $\mu m.$


Page 22ams DatasheetDocument Feedback[v1-16] 2016-Nov-17



#### **Package Drawings & Markings**

The devices are available in a 16-lead shrink small outline package.

Figure 29: Package Drawings and Dimensions



#### Note(s):

- 1. Dimensions and toleranceing conform to ASME Y14.5M-1994.
- $2. \ All \ dimensions \ are \ in \ millimeters. \ Angles \ are \ in \ degrees.$

ams Datasheet Page 23
[v1-16] 2016-Nov-17
Document Feedback



### Figure 30: AS5115 Marking




Figure 31: AS5115A Marking





Figure 32: AS5115F Marking





#### Figure 33: AS5115/AS5115A Package Code

| YY  | WW                 | M                | ZZ                         | @                 |
|---|--------------------|------------------|----------------------------|-------------------|
| Last two digits of the manufacturing year | Manufacturing week | Plant identifier | Assembly traceability code | Sublot identifier |

Figure 34: AS5115F Package Code

| XXXXX     |  |
|-----------|--|
| Tracecode |  |

**ams Datasheet** [v1-16] 2016-Nov-17



#### **Ordering & Contact Information**

The devices are available as the standard products shown in Figure 35.

Figure 35:
Ordering Information

| Ordering Code | Package | Marking | Delivery Form               | Delivery Quantity |
|---------------|---------|---------|-----------------------------|-------------------|
| AS5115-HSST   | SSOP-16 | AS5115  | 13" Tape & Reel in dry pack | 2000 pcs/reel     |
| AS5115-HSSM   | SSOP-16 | AS5115  | 7" Tape & Reel in dry pack  | 500 pcs/reel      |
| AS5115A-HSSP  | SSOP-16 | AS5115A | 13" Tape & Reel in dry pack | 2000 pcs/reel     |
| AS5115A-HSSM  | SSOP-16 | AS5115A | 7" Tape & Reel in dry pack  | 500 pcs/reel      |
| AS5115F-HSSP  | SSOP-16 | AS5115F | 13" Tape & Reel in dry pack | 2000 pcs/reel     |

Buy our products or get free samples online at:

www.ams.com/ICdirect

Technical Support is available at:

www.ams.com/Technical-Support

Provide feedback about this document at:

www.ams.com/Document-Feedback

For further information and requests, e-mail us at:

ams\_sales@ams.com

For sales offices, distributors and representatives, please visit: www.ams.com/contact

#### Headquarters

ams AG Tobelbader Strasse 30 8141 Premstaetten Austria, Europe

Tel: +43 (0) 3136 500 0 Website: www.ams.com

Page 26
Document Feedback
[v1-16] 2016-Nov-17



# RoHS Compliant & ams Green Statement

**RoHS:** The term RoHS compliant means that ams AG products fully comply with current RoHS directives. Our semiconductor products do not contain any chemicals for all 6 substance categories, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, RoHS compliant products are suitable for use in specified lead-free processes.

**ams Green (RoHS compliant and no Sb/Br):** ams Green defines that in addition to RoHS compliance, our products are free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material).

Important Information: The information provided in this statement represents ams AG knowledge and belief as of the date that it is provided. ams AG bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. ams AG has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. ams AG and ams AG suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

ams Datasheet Page 27
[v1-16] 2016-Nov-17 Document Feedback



#### **Copyrights & Disclaimer**

Copyright ams AG, Tobelbader Strasse 30, 8141 Premstaetten, Austria-Europe. Trademarks Registered. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

Devices sold by ams AG are covered by the warranty and patent indemnification provisions appearing in its General Terms of Trade. ams AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein. ams AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with ams AG for current information. This product is intended for use in commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by ams AG for each application. This product is provided by ams AG "AS IS" and any express or implied warranties, including, but not limited to the implied warranties of merchantability and fitness for a particular purpose are disclaimed.

ams AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of ams AG rendering of technical or other services.

Page 28

Document Feedback

[v1-16] 2016-Nov-17



Page 29

Document Feedback

#### **Document Status**

| Document Status          | Product Status  | Definition   |
|--------------------------|-----------------|--|
| Product Preview          | Pre-Development | Information in this datasheet is based on product ideas in<br>the planning phase of development. All specifications are<br>design goals without any warranty and are subject to<br>change without notice   |
| Preliminary Datasheet    | Pre-Production  | Information in this datasheet is based on products in the design, validation or qualification phase of development. The performance and parameters shown in this document are preliminary without any warranty and are subject to change without notice            |
| Datasheet                | Production      | Information in this datasheet is based on products in ramp-up to full production or full production which conform to specifications in accordance with the terms of ams AG standard warranty as given in the General Terms of Trade                                |
| Datasheet (discontinued) | Discontinued    | Information in this datasheet is based on products which conform to specifications in accordance with the terms of ams AG standard warranty as given in the General Terms of Trade, but these products have been superseded and should not be used for new designs |



#### **Revision Information**

| Changes from 1-15 (2016-Feb-02) to current revision 1-16 (2016-Nov-17) | Page |
|--|------|
| Updated Figure 5   | 5    |
| Updated text under Figure 25   | 20   |
| Updated Figure 27  | 21   |

#### Note(s):

- 1. Page and figure numbers for the previous version may differ from page and figure numbers in the current revision.
- $2. \ Correction \ of \ typographical \ errors \ is \ not \ explicitly \ mentioned.$

Page 30 ams Datasheet
Document Feedback [v1-16] 2016-Nov-17



#### **Content Guide**

- 1 General Description
- 1 Key Benefits & Features
- 2 Applications
- 2 Block Diagram
- 3 Pin Assignments
- 3 Pin Description
- 5 Absolute Maximum Ratings
- 6 Electrical Characteristics
- 8 Timing Characteristics
- 10 Detailed Description
- 10 Sleep Mode
- 10 SSI Interface
- 12 Device Communication / Programming
- 15 Waveform Digital Interface at Normal Operation Mode
- 16 Waveform Digital Interface at Extended Mode
- 16 Waveform Digital Interface at Analog Readback of the Zener Diodes
- 17 One Time Programming Content
- 18 Analog Sin/Cos Outputs with External Interpolator
- 19 OTP Programming and Verification
- 21 Pre-Programmed Version
- 22 Application Information
- 22 Mechanical Data
- 23 Package Drawings & Markings
- 26 Ordering & Contact Information
- 27 RoHS Compliant & ams Green Statement
- 28 Copyrights & Disclaimer
- 29 Document Status
- 30 Revision Information

Downloaded from **Arrow.com**.