## **TABLE OF CONTENTS**

1/05—Revision 0: Initial Version

Features	1
Applications	1
Functional Block Diagram	1
General Description	1
Product Highlights	1
Revision History	2
Specifications	3
Absolute Maximum Ratings	6
ESD Caution	6
Pin Configurations and Function Descriptions	7
Typical Performance Characteristics	8
Test Circuits	12
Terminology	15
REVISION HISTORY	
9/07—Rev. B to Rev. C	
Updated Outline Dimensions	19
7/07—Rev. A to Rev. B  Added Backside-Coated WLCSP Package  Changes to Input Driving Requirements Section  Updated Outline Dimensions  Changes to Ordering Guide	16 19
7/06—Rev. 0 to Rev. A	
Added WLCSP Package	
Added Figure 4	
Changes to Ordering Guide	

Theory of Operation	16
Level Translator Architecture	16
Input Driving Requirements	16
Output Load Requirements	16
Enable Operation	16
Power Supplies	16
Data Rate	17
Applications	18
Layout Guidelines	18
Outline Dimensions	19
Ordering Guide	20

## **SPECIFICATIONS**

 $V_{\text{CCY}} = 1.65 \text{ V}$  to 5.5 V,  $V_{\text{CCA}} = 1.15 \text{ V}$  to  $V_{\text{CCY}}$ , GND = 0 V. All specifications  $T_{\text{MIN}}$  to  $T_{\text{MAX}}$ , unless otherwise noted. <sup>1</sup>

Table 1.

Parameter	Symbol	Conditions	Min	Typ <sup>2</sup>	Max	Unit
LOGIC INPUTS/OUTPUTS	-					
A Side						
Input High Voltage <sup>3</sup>	VIHA	$V_{CCA} = 1.15 V$	$V_{CCA} - 0.3$			V
	VIHA	$V_{CCA} = 1.2 \text{ V to } 5.5 \text{ V}$	$0.65 \times V_{CCA}$			V
Input Low Voltage <sup>3</sup>	VILA				$0.35 \times V_{CCA}$	V
Output High Voltage	V <sub>OHA</sub>	$V_Y = V_{CCY}$ , $I_{OH} = 20 \mu A$ , see Figure 29	$V_{CCA} - 0.4$			V
Output Low Voltage	$V_{OLA}$	$V_Y = 0 \text{ V}$ , $I_{OL} = 20 \mu\text{A}$ , see Figure 29			0.4	V
Capacitance <sup>3</sup>	CA	f = 1  MHz, $EN = 0$ , see Figure 34		10		pF
Leakage Current	I <sub>LA, HIGH-Z</sub>	$V_A = 0 \text{ V or } V_{CCA}$ , EN = 0, see Figure 31			±1	μΑ
Y Side						
Input High Voltage <sup>3</sup>	$V_{IHY}$		$0.65 \times V_{CCY}$			V
Input Low Voltage <sup>3</sup>	V <sub>ILY</sub>				$0.35 \times V_{CCY}$	V
Output High Voltage	V <sub>OHY</sub>	$V_A = V_{CCA}$ , $I_{OH} = 20 \mu A$ , see Figure 30	$V_{CCY} - 0.4$			V
Output Low Voltage	V <sub>OLY</sub>	$V_A = 0 \text{ V}$ , $I_{OL} = 20 \mu\text{A}$ , see Figure 30			0.4	٧_
Capacitance <sup>3</sup>	C <sub>Y</sub>	f = 1 MHz, EN = 0, see Figure 35		6.8		pF
Leakage Current	LY, HIGH-Z	$V_Y = 0 \text{ V or } V_{CCY}$ , EN = 0, see Figure 32			±1	μΑ
Enable (EN)						
Input High Voltage <sup>3</sup>	V <sub>IHEN</sub>		0.65			.,
ADG3308 (TSSOP, LFCSP)		V 115V	0.65 × V <sub>CCY</sub>			V
ADG3308-1/ADG3308-2 (WLCSP)		$V_{CCA} = 1.15 \text{ V}$	$V_{CCA} - 0.3$ $0.65 \times V_{CCA}$			V
Input Low Voltage <sup>3</sup>	VILEN	$V_{CCA} = 1.2 \text{ V to } 5.5 \text{ V}$	0.03 X VCCA			V
ADG3308 (TSSOP, LFCSP)	VILEN				0.35 × V <sub>CCY</sub>	V
ADG3308 (1330F, El CSF) ADG3308-1/ADG3308-2 (WLCSP)					$0.35 \times V_{CCA}$	V
Leakage Current	I <sub>LEN</sub>	$V_{EN} = 0 \text{ V or } V_{CCY}, V_A = 0 \text{ V, see Figure } 33$			±1	μA
Capacitance <sup>3</sup>	CEN	Ven = 0 v oi vcci, vA = 0 v, see rigule 33		4.5	<u>-</u> '	pF
Enable Time <sup>3</sup>	t <sub>EN</sub>	$R_S = R_T = 50 \Omega, V_A = 0 V \text{ or}$		1	1.8	μς
Endoie Time	CEN	$V_{CCA}(A \rightarrow Y), V_Y = 0 \text{ V or } V_{CCY}(Y \rightarrow A),$			1.0	μ3
		see Figure 36				
SWITCHING CHARACTERISTICS <sup>3</sup>						
$3.3~V\pm0.3~V\leq V_{CCA}\leq V_{CCY}, V_{CCY}=5~V\pm0.5~V$						
A→Y Level Translation		$R_S = R_T = 50 \Omega$ , $C_L = 50 pF$ , see Figure 37				
Propagation Delay	t <sub>P, A→Y</sub>			6	10	ns
Rise Time	t <sub>R, A→Y</sub>			2	3.5	ns
Fall Time	t <sub>F, A→Y</sub>			2	3.5	ns
Maximum Data Rate	D <sub>MAX, A→Y</sub>		50			Mbps
Channel-to-Channel Skew	t <sub>SKEW, A→Y</sub>			2	4	ns .
Part-to-Part Skew	t <sub>PPSKEW, A→Y</sub>				3	ns
Y→A Level Translation	er i onew, n→ i	$R_S = R_T = 50 \Omega$ , $C_L = 15 pF$ , see Figure 38			_	
Propagation Delay	t <sub>P,Y→A</sub>	15 11 55 17 55 17 55 1 1 5 51,555 1 1 gale 50		4	7	ns
Rise Time				1	3	ns
Fall Time	t <sub>R, Y→A</sub>			=		
	t <sub>F, Y→A</sub>		50	3	7	ns
Maximum Data Rate	D <sub>MAX, Y→A</sub>		50	_		Mbps
Channel-to-Channel Skew	<b>t</b> skew, y→A			2	3.5	ns
Part-to-Part Skew	<b>t</b> ppskew,y→A				2	ns

arameter	Symbol	Conditions	Min	Typ <sup>2</sup>	Max	Unit
$1.8 \text{ V} \pm 0.15 \text{ V} \le V_{\text{CCA}} \le V_{\text{CCY}}, V_{\text{CCY}} = 3.3 \text{ V} \pm 0.3 \text{ V}$						
A→Y Level Translation		$R_S = R_T = 50 \Omega$ , $C_L = 50 pF$ , see Figure 37				
Propagation Delay	t <sub>P, A→Y</sub>			8	11	ns
Rise Time	t <sub>R, A→Y</sub>			2	5	ns
Fall Time	<b>t</b> F, A→Y			2	5	ns
Maximum Data Rate	$D_{\text{MAX, A} \to \text{Y}}$		50			Mbps
Channel-to-Channel Skew	tskew, a→y			2	4	ns
Part-to-Part Skew	<b>t</b> PPSKEW, A→Y				4	ns
Y→A Level Translation		$R_S = R_T = 50 \Omega$ , $C_L = 15 pF$ , see Figure 38				
Propagation Delay	t <sub>P,Y→A</sub>			5	8	ns
Rise Time	t <sub>R,Y→A</sub>			2	3.5	ns
Fall Time	t <sub>F, Y→A</sub>			2	3.5	ns
Maximum Data Rate	D <sub>MAX, Y→A</sub>		50			Mbps
Channel-to-Channel Skew	tskew, y→A			2	3	ns
Part-to-Part Skew	<b>t</b> ppskew,y→A				3	ns
1.15 V to 1.3 V $\leq$ V <sub>CCA</sub> $\leq$ V <sub>CCY</sub> , V <sub>CCY</sub> = 3.3 V $\pm$ 0.3 V						
A→Y Level Translation		$R_S = R_T = 50 \Omega$ , $C_L = 50 pF$ , see Figure 37				
Propagation Delay	$t_{P,\;A o Y}$			9	18	ns
Rise Time	$t_{R,\;A\to Y}$			3	5	ns
Fall Time	<b>t</b> F, A→Y			2	5	ns
Maximum Data Rate	D <sub>MAX</sub> , A→Y		40			Mbps
Channel-to-Channel Skew	tskew, a⇒y			2	5	ns
Part-to-Part Skew	<b>t</b> PPSKEW, A→Y				10	ns
Y→A Level Translation		$R_S = R_T = 50 \Omega$ , $C_L = 15 pF$ , see Figure 38				
Propagation Delay	t <sub>P,Y→A</sub>			5	9	ns
Rise Time	t <sub>R, Y→A</sub>			2	4	ns
Fall Time	t <sub>F, Y→A</sub>			2	4	ns
Maximum Data Rate	$D_{MAX,Y  o A}$		40			Mbps
Channel-to-Channel Skew	t <sub>skew, y→A</sub>			2	4	ns
Part-to-Part Skew	<b>t</b> ppskew,y→A				4	ns
1.15 V to 1.3 V $\leq$ V <sub>CCA</sub> $\leq$ V <sub>CCY</sub> , V <sub>CCY</sub> = 1.8 V $\pm$ 0.3 V						
A→Y Level Translation		$R_S = R_T = 50 \Omega$ , $C_L = 50 pF$ , see Figure 37				
Propagation Delay	$t_{P,\;A\to Y}$			12	25	ns
Rise Time	$t_{R,A\to Y}$			7	12	ns
Fall Time	$t_{\text{F, A}\rightarrow Y}$			3	5	ns
Maximum Data Rate	$D_{MAX, A \rightarrow Y}$		25			Mbps
Channel-to-Channel Skew	$t_{\text{SKEW, A}  o Y}$			2	5	ns
Part-to-Part Skew	t <sub>PPSKEW, A→Y</sub>				15	ns
Y→A Level Translation		$R_S = R_T = 50 \Omega$ , $C_L = 15 pF$ , see Figure 38				
Propagation Delay	$t_{P, Y  o A}$			14	35	ns
Rise Time	t <sub>R, Y→A</sub>			5	16	ns
Fall Time	t <sub>F, Y→A</sub>			2.5	6.5	ns
Maximum Data Rate	D <sub>MAX, Y→A</sub>		25			Mbps
Channel-to-Channel Skew	t <sub>skew, y→A</sub>			3	6.5	ns
Part-to-Part Skew	<b>t</b> PPSKEW,Y→A				23.5	ns

Parameter	Symbol	Conditions	Min	Typ²	Max	Unit
$2.5 \text{ V} \pm 0.2 \text{ V} \le \text{V}_{\text{CCA}} \le \text{V}_{\text{CCY}}, \text{V}_{\text{CCY}} = 3.3 \text{ V} \pm 0.3 \text{ V}$						
A→Y Level Translation		$R_S = R_T = 50 \Omega$ , $C_L = 50 pF$ , see Figure 37				
Propagation Delay	t <sub>P, A→Y</sub>			7	10	ns
Rise Time	t <sub>R, A→Y</sub>			2.5	4	ns
Fall Time	t <sub>F, A→Y</sub>			2	5	ns
Maximum Data Rate	D <sub>MAX</sub> , A→Y		60			Mbps
Channel-to-Channel Skew	tskew, A→Y			1.5	2	ns
Part-to-Part Skew	<b>t</b> ppskew, A→Y				4	ns
Y→A Level Translation		$R_S = R_T = 50 \Omega$ , $C_L = 15 pF$ , see Figure 38				
Propagation Delay	t <sub>P, Y→A</sub>			5	8	ns
Rise Time	t <sub>R,Y→A</sub>			1	4	ns
Fall Time	<b>t</b> F, Y→A			3	5	ns
Maximum Data Rate	D <sub>MAX, Y→A</sub>		60			Mbps
Channel-to-Channel Skew	tskew, y→A			2	3	ns
Part-to-Part Skew	<b>t</b> ppskew,y→A				3	ns
POWER REQUIREMENTS						
Power Supply Voltages	$V_{CCA}$	$V_{CCA} \leq V_{CCY}$	1.15		5.5	V
	$V_{CCY}$		1.65		5.5	V
Quiescent Power Supply Current	I <sub>CCA</sub>	$V_A = 0 \text{ V or } V_{CCA}, V_Y = 0 \text{ V or } V_{CCY},$ $V_{CCA} = V_{CCY} = 5.5 \text{ V, EN} = V_{CCY}$		0.17	1	μΑ
	Iccy	$V_A = 0$ V or $V_{CCA}$ , $V_Y = 0$ V or $V_{CCY}$ , $V_{CCA} = V_{CCY} = 5.5$ V, $EN = V_{CCY}$		0.27	1	μΑ
Three-State Mode Power Supply Current	I <sub>HIGH-ZA</sub>	$V_{CCA} = V_{CCY} = 5.5 \text{ V, EN} = 0$		0.1	1	μΑ
	I <sub>HIGH-ZY</sub>	$V_{CCA} = V_{CCY} = 5.5 \text{ V, EN} = 0$		0.1	1	μΑ

 $<sup>^1</sup>$  Temperature range is  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$  (B Version) for the TSSOP, the LFCSP, the WLCSP, and the backside-coated WLCSP.  $^2$  All typical values are at  $T_A=25^\circ\text{C}$ , unless otherwise noted.  $^3$  Guaranteed by design; not subject to production test.

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

#### Table 2.

Parameter	Rating
V <sub>CCA</sub> to GND	−0.3 V to +7 V
V <sub>CCY</sub> to GND	V <sub>CCA</sub> to +7 V
Digital Inputs (A)	$-0.3 \text{ V to } (V_{CCA} + 0.3 \text{ V})$
Digital Inputs (Y)	$-0.3 \text{ V to } (V_{CCY} + 0.3 \text{ V})$
EN to GND	−0.3 V to +7 V
Operating Temperature Range	
Extended Industrial Range (B Version)	−40°C to +85°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
$\theta_{JA}$ Thermal Impedance	
20-Lead TSSOP	78°C/W
20-Lead LFCSP	30.4°C/W
20-Ball WLCSP	100°C/W
20-Ball Backside-Coated WLCSP	100°C/W
Lead Temperature, Soldering (10 sec)	300°C
IR Reflow, Peak Temperature (<20 sec)	260°C (+0°C/-5°C)

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Only one absolute maximum rating may be applied at any one time.


#### **ESD CAUTION**



**ESD (electrostatic discharge) sensitive device.**Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS








Figure 2. 20-Lead TSSOP

Figure 3. 20-Lead LFCSP

Figure 4. 20-Ball WLCSP

**Table 3. Pin Function Descriptions** 

	Pin/Ball N	0.		
TSSOP	LFCSP	WLCSP	Mnemonic	Description
1	19	a4	V <sub>CCA</sub>	Power Supply. Power supply voltage input for the A1 I/O pin to the A8 I/O pin (1.15 V $\leq$ V <sub>CCA</sub> $<$ V <sub>CCY</sub> ).
2	20	a3	A1	Input/Output A1. Referenced to V <sub>CCA</sub> .
3	1	b4	A2	Input/Output A2. Referenced to V <sub>CCA</sub> .
4	2	b3	A3	Input/Output A3. Referenced to V <sub>CCA</sub> .
5	3	c4	A4	Input/Output A4. Referenced to V <sub>CCA</sub> .
6	4	c3	A5	Input/Output A5. Referenced to V <sub>CCA</sub> .
7	5	d4	A6	Input/Output A6. Referenced to V <sub>CCA</sub> .
8	6	d3	A7	Input/Output A7. Referenced to V <sub>CCA</sub> .
9	7	e4	A8	Input/Output A8. Referenced to V <sub>CCA</sub> .
10	8	e3	EN	Active High Enable Input.
11	9	e2	GND	Ground.
12	10	e1	Y8	Input/Output Y8. Referenced to V <sub>CCY</sub> .
13	11	d2	Y7	Input/Output Y7. Referenced to V <sub>CCY</sub> .
14	12	d1	Y6	Input/Output Y6. Referenced to V <sub>CCY</sub> .
15	13	c2	Y5	Input/Output Y5. Referenced to V <sub>CCY</sub> .
16	14	c1	Y4	Input/Output Y4. Referenced to V <sub>CCY</sub> .
17	15	b2	Y3	Input/Output Y3. Referenced to V <sub>CCY</sub> .
18	16	b1	Y2	Input/Output Y2. Referenced to V <sub>CCY</sub> .
19	17	a2	Y1	Input/Output Y1. Referenced to V <sub>CCY</sub> .
20	18	a1	V <sub>CCY</sub>	Power Supply. Power supply voltage input for the Y1 I/O pin to the Y8 I/O pin (1.65 V $\leq$ V <sub>CCY</sub> $\leq$ 5.5 V).

### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5.  $I_{CCA}$  vs. Data Rate (A $\rightarrow$ Y Level Translation)




Figure 6.  $I_{CCY}$  vs. Data Rate (A $\rightarrow$ Y Level Translation)




Figure 7.  $I_{CCA}$  vs. Data Rate (Y $\rightarrow$ A Level Translation)




Figure 8. Iccy vs. Data Rate (Y→A Level Translation)




Figure 9.  $I_{CCY}$  vs. Capacitive Load at Pin Y for  $A \rightarrow Y$  (1.2  $V \rightarrow$  1.8 V) Level Translation




Figure 10.  $I_{CCA}$  vs. Capacitive Load at Pin A for Y $\rightarrow$ A (1.8 V $\rightarrow$ 1.2 V) Level Translation




Figure 11.  $I_{CCY}$  vs. Capacitive Load at Pin Y for  $A \rightarrow Y$  (1.8  $V \rightarrow 3.3 V$ ) Level Translation




Figure 12.  $I_{CCA}$  vs. Capacitive Load at Pin A for Y $\rightarrow$ A (3.3 V $\rightarrow$ 1.8 V) Level Translation




Figure 13.  $I_{CCY}$  vs. Capacitive Load at Pin Y for  $A \rightarrow Y$  (3.3  $V \rightarrow 5$  V) Level Translation




Figure 14.  $I_{CCA}$  vs. Capacitive Load at Pin A for Y $\rightarrow$ A (5 V $\rightarrow$ 3.3 V) Level Translation




Figure 15. Rise Time vs. Capacitive Load at Pin Y (A→Y Level Translation)




Figure 16. Fall Time vs. Capacitive Load at Pin Y (A→Y Level Translation)




Figure 17. Rise Time vs. Capacitive Load at Pin A ( $Y\rightarrow A$  Level Translation)




Figure 18. Fall Time vs. Capacitive Load at Pin A ( $Y \rightarrow A$  Level Translation)




Figure 19. Propagation Delay  $(t_{PLH})$  vs. Capacitive Load at Pin Y  $(A \rightarrow Y Level Translation)$ 




Figure 20. Propagation Delay ( $t_{PHL}$ ) vs. Capacitive Load at Pin Y ( $A \rightarrow Y$  Level Translation)




Figure 21. Propagation Delay (t<sub>PLH</sub>) vs. Capacitive Load at Pin A (Y->A Level Translation)




Figure 22. Propagation Delay ( $t_{PHL}$ ) vs. Capacitive Load at Pin A ( $Y\rightarrow A$  Level Translation)




Figure 23. Eye Diagram at Y Output  $(1.2 \text{ V} \rightarrow 1.8 \text{ V Level Translation}, 25 \text{ Mbps})$ 




Figure 24. Eye Diagram at A Output (1.8 V→1.2 V Level Translation, 25 Mbps)




Figure 25. Eye Diagram at Y Output (1.8 V→3.3 V Level Translation, 50 Mbps)




Figure 26. Eye Diagram at A Output (3.3 V $\rightarrow$ 1.8 V Level Translation, 50 Mbps)




Figure 27. Eye Diagram at Y Output (3.3  $V \rightarrow 5$  V Level Translation, 50 Mbps)




Figure 28. Eye Diagram at A Output  $(5 V \rightarrow 3.3 V \text{ Level Translation}, 50 \text{ Mbps})$ 

### **TEST CIRCUITS**




Figure 29. VoH/VoL Voltages at Pin A




Figure 30. V<sub>OH</sub>/V<sub>OL</sub> Voltages at Pin Y




Figure 31. Three-State Leakage Current at Pin A




Figure 32. Three-State Leakage Current at Pin Y




Figure 33. EN Pin Leakage Current




Figure 34. Capacitance at Pin A




Figure 35. Capacitance at Pin Y

### **A**→**Y** DIRECTION ADG3308/ ADG3308-1/ ADG3308-2 VCCA Ax K2 ¥1ΜΩ SIGNAL SOURCE $R_S$ ₹<sub>R<sub>T</sub></sub> 50Ω 50Ω $Y \rightarrow A$ DIRECTION $v_{\text{cca}}$ ADG3308/ ADG3308-1/ ADG3308-2 15pF 1MΩ § SIGNAL SOURCE GND = 50Ω 50Ω VCCY t<sub>EN1</sub> ----- 0V V<sub>CCA</sub>/V<sub>CCY</sub> ----- 0V VCCY/VCCA 90% -t<sub>EN2</sub> --- V<sub>CCY</sub>/V<sub>CCA</sub> $V_Y/V_A$ 10% -NOTES 1. $t_{\text{EN}}$ is whichever is larger between $t_{\text{EN1}}$ and $t_{\text{EN2}}$ IN BOTH A→Y AND Y→A DIRECTIONS.

Figure 36. Enable Time





Figure 37. Switching Characteristics (A→Y Level Translation)






Figure 38. Switching Characteristics (Y→A Level Translation)

#### **TERMINOLOGY**

 $V_{IHA}$ 

Logic input high voltage at Pin A1 to Pin A8.

 $V_{\text{ILA}}$ 

Logic input low voltage at Pin A1 to Pin A8.

 $V_{OHA}$ 

Logic output high voltage at Pin A1 to Pin A8.

 $\mathbf{V}_{\mathsf{OLA}}$ 

Logic output low voltage at Pin A1 to Pin A8.

 $\mathbf{C}_{\mathbf{A}}$ 

Capacitance measured at Pin A1 to Pin A8 (EN = 0).

ILA, HIGH-Z

Leakage current at Pin A1 to Pin A8 when EN = 0 (high impedance state at Pin A1 to Pin A8).

VIHY

Logic input high voltage at Pin Y1 to Pin Y8.

 $V_{\text{ILY}}$ 

Logic input low voltage at Pin Y1 to Pin Y8.

 $V_{OHY}$ 

Logic output high voltage at Pin Y1 to Pin Y8.

VOL

Logic output low voltage at Pin Y1 to Pin Y8.

CY

Capacitance measured at Pin Y1 to Pin Y8 (EN = 0).

 $I_{\text{LY, HIGH-Z}}$ 

Leakage current at Pin Y1 to Pin Y8 when EN = 0 (high impedance state at Pin Y1 to Pin Y8).

 $V_{\text{IHEN}}$ 

Logic input high voltage at the EN pin.

 $V_{ILEN}$ 

Logic input low voltage at the EN pin.

 $C_{EN}$ 

Capacitance measured at EN pin.

 $I_{LEN}$ 

Enable (EN) pin leakage current.

 $t_{\rm EN}$ 

Three-state enable time for Pin A1 to Pin A8/Pin Y1 to Pin Y8.

**t**P, A→Y

Propagation delay when translating logic levels in the A→Y direction.

 $\mathbf{t}_{R, A \to Y}$ 

Rise time when translating logic levels in the  $A \rightarrow Y$  direction.

t<sub>F, A→Y</sub>

Fall time when translating logic levels in the  $A\rightarrow Y$  direction.

 $D_{\text{MAX, A} \to Y}$ 

Guaranteed data rate when translating logic levels in the A→Y direction under the driving and loading conditions specified in Table 1.

tskew, a⇒y

Difference between propagation delays on any two channels when translating logic levels in the  $A\rightarrow Y$  direction.

**t**ppskew, a⇒y

Difference in propagation delay between any one channel and the same channel on a different part (under same driving/loading conditions) when translating in the A→Y direction.

tp. y→A

Propagation delay when translating logic levels in the Y→A direction.

 $t_{R,\;Y \to A}$ 

Rise time when translating logic levels in the  $Y \rightarrow A$  direction.

te. y→A

Fall time when translating logic levels in the  $Y \rightarrow A$  direction.

 $D_{\text{MAX}, \, Y \to A}$ 

Guaranteed data rate when translating logic levels in the Y $\rightarrow$ A direction under the driving and loading conditions specified in Table 1.

tskew, y→A

Difference between propagation delays on any two channels when translating logic levels in the  $Y\rightarrow A$  direction.

 $t_{\text{PPSKEW}, \; Y \to A}$ 

Difference in propagation delay between any one channel and the same channel on a different part (under same driving/loading conditions) when translating in the  $Y \rightarrow A$  direction.

 $\mathbf{V}_{CCA}$ 

V<sub>CCA</sub> supply voltage.

 $\mathbf{V}_{\text{CCY}}$ 

 $V_{\text{CCY}}$  supply voltage.

 $I_{\text{CCA}}$ 

V<sub>CCA</sub> supply current.

 $I_{CCY}$ 

V<sub>CCY</sub> supply current.

I<sub>HIGH-Z</sub>

 $V_{\text{CCA}}$  supply current during three-state mode (EN = 0).

 $I_{\text{HIGH-ZY}}$ 

 $V_{CCY}$  supply current during three-state mode (EN = 0).

#### THEORY OF OPERATION

The ADG3308/ADG3308-1/ADG3308-2 level translators allow the level shifting necessary for data transfer in a system where multiple supply voltages are used. The device requires two supplies,  $V_{\rm CCA}$  and  $V_{\rm CCY}$  ( $V_{\rm CCA} \leq V_{\rm CCY}$ ). These supplies set the logic levels on each side of the device. When driving the A pins, the device translates the  $V_{\rm CCA}$  compatible logic levels to  $V_{\rm CCY}$  compatible logic levels available at the Y pins. Similarly, because the device is capable of bidirectional translation, when driving the Y pins the  $V_{\rm CCY}$  compatible logic levels are translated to the  $V_{\rm CCA}$  compatible logic levels available at the A pins. When EN=0, the A1 pin to the A8 pin and the Y1 pin to the Y8 pin are three-stated. When EN is driven high, the ADG3308/ ADG3308-1/ADG3308-2 go into normal operation mode and perform level translation.

#### LEVEL TRANSLATOR ARCHITECTURE

The ADG3308/ADG3308-1/ADG3308-2 consist of eight bidirectional channels. Each channel can translate logic levels in either the  $A\rightarrow Y$  or the  $Y\rightarrow A$  direction. They use a one-shot accelerator architecture, ensuring excellent switching characteristics. Figure 39 shows a simplified block diagram of a bidirectional channel.




Figure 39. Simplified Block Diagram of an ADG3308/ADG3308-1/ADG3308-2 Channel

The logic level translation in the A→Y direction is performed using a level translator (U1) and an inverter (U2), whereas the translation in the Y→A direction is performed using the U3 inverter and U4 inverter. The one-shot generator detects a rising or falling edge present on either the A side or the Y side of the channel. It sends a short pulse that turns on the PMOS transistors (T1 and T2) for a rising edge, or the NMOS transistors (T3 and T4) for a falling edge. This charges/discharges the capacitive load faster, resulting in fast rise and fall times.

The inputs of the unused channels (A or Y) should be tied to their corresponding  $V_{\text{CC}}$  rail ( $V_{\text{CCA}}$  or  $V_{\text{CCY}}$ ) or to GND.

#### INPUT DRIVING REQUIREMENTS

To ensure correct operation of the ADG3308/ADG3308-1/ADG3308-2, the circuit that drives the input of the device should be able to ensure rise/fall times of less than 3 ns when driving a load consisting of a 6 k $\Omega$  resistor in parallel with the input capacitance of the ADG3308/ADG3308-1/ADG3308-2 channel.

#### **OUTPUT LOAD REQUIREMENTS**

The ADG3308/ADG3308-1/ADG3308-2 level translators are designed to drive CMOS-compatible loads. If current-driving capability is required, it is recommended to use buffers between the ADG3308/ADG3308-1/ADG3308-2 outputs and the load.

#### **ENABLE OPERATION**

The ADG3308/ADG3308-1/ADG3308-2 provide three-state operation at the A I/O pins and the Y I/O pins by using the enable (EN) pin, as shown in Table 4.

Table 4. Truth Table

EN	Y I/O Pins	A I/O Pins
0	High-Z <sup>1</sup>	High-Z <sup>1</sup>
1	Normal operation <sup>2</sup>	Normal operation <sup>2</sup>

<sup>&</sup>lt;sup>1</sup> High impedance state.

When EN = 0, the ADG3308/ADG3308-1/ADG3308-2 enter into three-state mode. In this mode, the current consumption from both the  $V_{\rm CCA}$  and  $V_{\rm CCY}$  supplies is reduced, allowing the user to save power, which is critical, especially in battery-operated systems. The EN input pin can only be driven with  $V_{\rm CCY}$  compatible logic levels for the ADG3308, whereas the ADG3308-1/ADG3308-2 can be driven with either  $V_{\rm CCA}$ - or  $V_{\rm CCY}$  compatible logic levels.

#### **POWER SUPPLIES**

For proper operation of the device, the voltage applied to the  $V_{\rm CCA}$  must always be less than or equal to the voltage applied to  $V_{\rm CCY}$ . To meet this condition, the recommended power-up sequence is  $V_{\rm CCY}$  first and then  $V_{\rm CCA}$ . The ADG3308/ADG3308-1/ADG3308-2 operate properly only after both supply voltages reach their nominal values. It is not recommended to use the part in a system where, during power-up,  $V_{\rm CCA}$  may be greater than  $V_{\rm CCY}$  due to a significant increase in the current taken from the  $V_{\rm CCA}$  supply. For optimum performance, the  $V_{\rm CCA}$  and  $V_{\rm CCY}$  pins should be decoupled to GND as close as possible to the device.

<sup>&</sup>lt;sup>2</sup> In normal operation, the ADG3308/ADG3308-1/ADG3308-2 perform level translation.

#### **DATA RATE**

The maximum data rate at which the device is guaranteed to operate is a function of the  $V_{\rm CCA}$  and  $V_{\rm CCY}$  supply voltage combination and the load capacitance. It represents the maximum frequency of a square wave that can be applied to the I/O pins, ensuring that the device operates within the data sheet specifications in terms of output voltage ( $V_{\rm OL}$  and  $V_{\rm OH}$ ) and power dissipation (the junction temperature does not exceed the value specified under the Absolute Maximum Ratings section). Table 5 shows the guaranteed data rates at which the ADG3308/ADG3308-1/ADG3308-2 can operate in both directions (A $\rightarrow$ Y level translation or Y $\rightarrow$ A level translation) for various  $V_{\rm CCA}$  and  $V_{\rm CCY}$  supply combinations.

Table 5. Guaranteed Data Rates<sup>1</sup>

	Vccy					
Vcca	1.8 V (1.65 V to 1.95 V)	2.5 V (2.3 V to 2.7 V)	3.3 V (3.0 V to 3.6 V)	5 V (4.5 V to 5.5 V)		
1.2 V (1.15 V to 1.3 V)	25 Mbps	30 Mbps	40 Mbps	40 Mbps		
1.8 V (1.65 V to 1.95 V)		45 Mbps	50 Mbps	50 Mbps		
2.5 V (2.3 V to 2.7 V)			60 Mbps	50 Mbps		
3.3 V (3.0 V to 3.6 V)				50 Mbps		
5 V (4.5 V to 5.5 V)						

<sup>&</sup>lt;sup>1</sup> The load capacitance used is 50 pF when translating in the A→Y direction and 15 pF when translating in the Y→A direction.

#### **APPLICATIONS**

The ADG3308/ADG3308-1/ADG3308-2 are designed for digital circuits that operate at different supply voltages; therefore, logic level translation is required. The lower voltage logic signals are connected to the A pins, and the higher voltage logic signals to the Y pins. The ADG3308/ADG3308-1/ADG3308-2 can provide level translation in both directions (A $\rightarrow$ Y or Y $\rightarrow$ A) on all eight channels, eliminating the need for a level translator IC for each direction. The internal architecture allows the ADG3308/ ADG3308-1/ADG3308-2 to perform bidirectional level translation without an additional signal to set the direction in which the translation is made. It also allows simultaneous data flow in both directions on the same part, for example, when two channels translate in the A→Y direction while the other two translate in the Y→A direction. This simplifies the design by eliminating the timing requirements for the direction signal and reduces the number of ICs used for level translation.

Figure 40 shows an application where a  $3.3~\rm V$  microprocessor can read or write data to and from a  $1.8~\rm V$  peripheral device using an 8-bit bus.




Figure 40. 1.8 V to 3.3 V 8-Bit Level Translation Circuit

When the application requires level translation between a microprocessor and multiple peripheral devices, the ADG3308/ADG3308-1/ADG3308-2 I/O pins can be three-stated by setting EN = 0. This feature allows the ADG3308/ADG3308-1/ADG3308-2 to share the data buses with other devices without causing contention issues. Figure 41 shows an application where a 3.3 V microprocessor is connected to 1.8 V peripheral devices using the three-state feature.





Figure 41. 1.8 V to 3.3 V Level Translation Circuit Using the Three-State Feature

#### **LAYOUT GUIDELINES**

As with any high speed digital IC, the printed circuit board layout is important in the overall performance of the circuit. Care should be taken to ensure proper power supply bypass and return paths for the high speed signals. Each  $V_{\rm CC}$  pin ( $V_{\rm CCA}$  and  $V_{\rm CCY}$ ) should be bypassed using low effective series resistance (ESR) and effective series inductance (ESI) capacitors placed as close as possible to the  $V_{\rm CCA}$  and  $V_{\rm CCY}$  pins. The parasitic inductance of the high speed signal track can cause significant overshoot. This effect can be reduced by keeping the length of the tracks as short as possible. A solid copper plane for the return path (GND) is also recommended.

## **OUTLINE DIMENSIONS**



#### COMPLIANT TO JEDEC STANDARDS MO-153-AC

Figure 42. 20-Lead Thin Shrink Small Outline Package [TSSOP] (RU-20) Dimensions shown in millimeters




Figure 43. 20-Lead Lead Frame Chip Scale Package [LFCSP\_VQ] 4 mm × 4 mm Body, Very Thin Quad (CP-20-1)

Dimensions shown in millimeters




Figure 44. 20-Ball Wafer Level Chip Scale Package [WLCSP] (CB-20-2) Dimensions shown in millimeters




Figure 45. Backside-Coated 20-Ball Wafer Level Chip Scale Package [WLCSP] (CB-20-3) Dimensions shown in millimeters

#### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
ADG3308BRUZ <sup>1</sup>	−40°C to +85°C	20-Lead Thin Shrink Small Outline Package [TSSOP]	RU-20
ADG3308BRUZ-REEL <sup>1</sup>	-40°C to +85°C	20-Lead Thin Shrink Small Outline Package [TSSOP]	RU-20
ADG3308BRUZ-REEL71	-40°C to +85°C	20-Lead Thin Shrink Small Outline Package [TSSOP]	RU-20
ADG3308BCPZ-REEL <sup>1</sup>	-40°C to +85°C	20-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-20-1
ADG3308BCPZ-REEL7 <sup>1</sup>	−40°C to +85°C	20-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-20-1
ADG3308BCBZ-1-RL7 <sup>1</sup>	−40°C to +85°C	20-Ball Wafer Level Chip Scale Package [WLCSP]	CB-20-2
ADG3308BCBZ-1-REEL <sup>1</sup>	−40°C to +85°C	20-Ball Wafer Level Chip Scale Package [WLCSP]	CB-20-2
ADG3308BCBZ-2-RL7 <sup>1</sup>	-40°C to +85°C	Backside-Coated 20-Ball Wafer Level Chip Scale Package [WLCSP]	CB-20-3
ADG3308BCBZ-2-REEL <sup>1</sup>	−40°C to +85°C	Backside-Coated 20-Ball Wafer Level Chip Scale Package [WLCSP]	CB-20-3

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.

©2005–2007 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

D04865-0-9/07(C)

**ANALOG**DEVICES

www.analog.com

081707-B

Rev. C | Page 20 of 20