# AD8300\* PRODUCT PAGE QUICK LINKS

Last Content Update: 12/18/2017

## 

View a parametric search of comparable parts.

### DOCUMENTATION

#### Data Sheet

 AD8300: 3 Volt, Serial Input Complete 12-Bit DAC Data Sheet

### REFERENCE MATERIALS

#### **Solutions Bulletins & Brochures**

• Digital to Analog Converters ICs Solutions Bulletin

#### **Technical Articles**

• DDS Device Provides Amplitude Modulation

### DESIGN RESOURCES

- AD8300 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

### DISCUSSIONS

View all AD8300 EngineerZone Discussions.

### SAMPLE AND BUY

Visit the product page to see pricing options.

### TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

### DOCUMENT FEEDBACK

Submit feedback for this data sheet.

This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.

# AD8300-SPECIFICATIONS

## +3 V OPERATION (@ $V_{DD}$ = +5 V ± 10%, -40°C $\leq$ T<sub>A</sub> $\leq$ +85°C, unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Units
STATIC PERFORMANCE Resolution	N	[Note 1]	12	11/2		Bits
Relative Accuracy	INL		-2	$\pm 1/2$	+2	LSB
Differential Nonlinearity <sup>2</sup>	DNL	Monotonic	-1	$\pm 1/2$	+1	LSB
Zero-Scale Error	V <sub>ZSE</sub>	$Data = 000_{\rm H}$		+1/2	+3	mV
Full-Scale Voltage <sup>3</sup>	V <sub>FS</sub>	$Data = FFF_{H}$	2.039	2.0475	2.056	Volts
Full-Scale Tempco	TCV <sub>FS</sub>	[Notes 3, 4]		16		ppm/°C
ANALOG OUTPUT						
Output Current (Source)	I <sub>OUT</sub>	Data = $800_{\rm H}$ , $\Delta V_{\rm OUT}$ = 5 LSB			5	mA
Output Current (Sink)	I <sub>OUT</sub>	Data = $800_{\rm H}$ , $\Delta V_{\rm OUT}$ = 5 LSB			2	mA
Load Regulation	L <sub>REG</sub>	$R_{\rm L} = 200 \ \Omega$ to $\infty$ , Data = $800_{\rm H}$		1.5	5	LSB
Output Resistance to GND	R <sub>OUT</sub>	$Data = 000_H$		30		Ω
Capacitive Load	CL	No Oscillation <sup>4</sup>		500		pF
LOGIC INPUTS						
Logic Input Low Voltage	V <sub>IL</sub>				0.6	V
Logic Input High Voltage	V <sub>IH</sub>		2.1		010	v
Input Leakage Current			2.1		10	μA
Input Capacitance	C <sub>IL</sub>				10	pF
					10	P1
INTERFACE TIMING SPECIFICATIONS <sup>4, 5</sup>						
			10			
Clock Width High	t <sub>CH</sub>		40			ns
Clock Width Low	t <sub>CL</sub>		40			ns
Load Pulsewidth	t <sub>LDW</sub>		50			ns
Data Setup	t <sub>DS</sub>		15			ns
Data Hold	t <sub>DH</sub>		15			ns
Clear Pulsewidth	t <sub>CLRW</sub>		40			ns
Load Setup	t <sub>LD1</sub>		15			ns
Load Hold	t <sub>LD2</sub>		40			ns
Select	t <sub>CSS</sub>		40			ns
Deselect	t <sub>CSH</sub>		40			ns
AC CHARACTERISTICS <sup>4</sup>						
Voltage Output Settling Time	t <sub>S</sub>	To $\pm 0.2\%$ of Full Scale		7		μs
		To $\pm 1$ LSB of Final Value <sup>6</sup>		14		μs
Output Slew Rate	SR	Data = $000_{\rm H}$ to FFF <sub>H</sub> to $000_{\rm H}$		2.0		V/µs
DAC Glitch				15		nV/s
Digital Feedthrough				15		nV/s
SUPPLY CHARACTERISTICS		$DNL < \pm 1 LSB$	2.7		5 5	v
Power Supply Range	V <sub>DD RANGE</sub>		2.1	1.0	5.5	
Positive Supply Current	I <sub>DD</sub>	$V_{DD} = 3 V, V_{IL} = 0 V, Data = 000_{H}$		1.2	1.7	mA
	_	$V_{DD} = 3.6 \text{ V}, V_{IH} = 2.3 \text{ V}, Data = FFF_{H}$		1.9	3.0	mA
Power Dissipation	P <sub>DISS</sub>	$V_{DD} = 3 V, V_{IL} = 0 V, Data = 000_{H}$		3.6	5.1	mW
Power Supply Sensitivity	PSS	$\Delta V_{DD} = \pm 5\%$		0.001	0.005	%/%

NOTES

LSB = 0.5 mV for 0 V to +2.0475 V output range. <sup>2</sup>The first two codes (000<sub>H</sub>, 001<sub>H</sub>) are excluded from the linearity error measurement.

<sup>3</sup>Includes internal voltage reference error.

<sup>4</sup>These parameters are guaranteed by design and not subject to production testing.

<sup>5</sup>All input control signals are specified with  $t_R = t_F = 2$  ns (10% to 90% of +3 V) and timed from a voltage level of 1.6 V. <sup>6</sup>The settling time specification does not apply for negative going transitions within the last 6 LSBs of ground. Some devices exhibit double the typical settling time in this 6 LSB region.

Specifications subject to change without notice.

# +5 V OPERATION (@ $V_{DD} = +5 V \pm 10\%, -40^{\circ}C \le T_A \le +85^{\circ}C$ , unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Units
STATIC PERFORMANCE						
Resolution	Ν	[Note 1]	12			Bits
Relative Accuracy	INL	[]	-2	$\pm 1/2$	+2	LSB
Differential Nonlinearity <sup>2</sup>	DNL	Monotonic	-1	$\pm 1/2$	+1	LSB
Zero-Scale Error	V <sub>ZSE</sub>	$Data = 000_{\rm H}$	-	+1/2	+3	mV
Full-Scale Voltage <sup>3</sup>	V <sub>FS</sub>	$Data = FFF_{H}$	2 0 3 9	2.0475		Volts
Full-Scale Tempco	TCV <sub>FS</sub>	[Notes 3, 4]	2.057	16	2.050	ppm/°C
·	10175			10		
ANALOG OUTPUT Output Current (Source)	т	Data = 800  AV = 5 ISP			5	mA
Output Current (Source)	I <sub>OUT</sub>	Data = $800_{\text{H}}$ , $\Delta V_{\text{OUT}}$ = 5 LSB			5	
1	I <sub>OUT</sub>	Data = $800_{\text{H}}$ , $\Delta V_{\text{OUT}}$ = 5 LSB		1 5	2	mA
Load Regulation	L <sub>REG</sub>	$R_L = 200 \Omega$ to $\infty$ , Data = $800_H$		1.5	5	LSB
Output Resistance to GND	R <sub>OUT</sub>	$Data = 000_H$		30		Ω
Capacitive Load	CL	No Oscillation <sup>4</sup>		500		pF
LOGIC INPUTS						
Logic Input Low Voltage	V <sub>IL</sub>				0.8	V
Logic Input High Voltage	$V_{IH}$		2.4			V
Input Leakage Current	$I_{IL}$				10	μA
Input Capacitance	C <sub>IL</sub>				10	pF
INTERFACE TIMING						
SPECIFICATIONS <sup>4, 5</sup>						
Clock Width High	t <sub>CH</sub>		30			ns
Clock Width Low	t <sub>CL</sub>		30			ns
Load Pulsewidth	t <sub>LDW</sub>		30			ns
Data Setup	t <sub>DS</sub>		15			ns
Data Hold	t <sub>DH</sub>		15			ns
Clear Pulsewidth	t <sub>CLWR</sub>		30			ns
Load Setup	t <sub>LD1</sub>		15			ns
Load Hold	t <sub>LD2</sub>		30			ns
Select	t <sub>CSS</sub>		30			ns
Deselect	t <sub>CSH</sub>		30			ns
AC CHARACTERISTICS <sup>4</sup>						
Voltage Output Settling Time	t <sub>S</sub>	To $\pm 0.2\%$ of Full Scale		6		μs
· · · · · · · · · · · · · · · · · · ·	-3	To $\pm 1$ LSB of Final Value <sup>6</sup>		13		μs
Output Slew Rate	SR	Data = $000_{\rm H}$ to FFF <sub>H</sub> to $000_{\rm H}$		2.2		V/µs
DAC Glitch				15		nV/s
Digital Feedthrough				15		nV/s
SUPPLY CHARACTERISTICS						
Power Supply Range	V <sub>DD RANGE</sub>	$DNL < \pm 1 LSB$	2.7		5.5	V
Positive Supply Current	V DD RANGE	$V_{DD} = 5 V, V_{IL} = 0 V, Data = 000_{H}$	2.1	1.2	1.7	mA
rosauve Supply Current	TDD	$V_{DD} = 5.5 \text{ V}, V_{IL} = 0.00 \text{ Jata} = 000 \text{ H}$ $V_{DD} = 5.5 \text{ V}, V_{IH} = 2.3 \text{ V}, \text{ Data} = \text{FFF}_{\text{H}}$		2.8	4.0	mA
Power Dissipation	D	$V_{DD} = 5.5 V, V_{IH} = 2.5 V, Data = PFF_H$ $V_{DD} = 5 V, V_{IL} = 0 V, Data = 000_H$		2.8 6	4.0 5.1	mW
Power Supply Sensitivity	P <sub>DISS</sub> PSS				0.006	//%
i ower Suppry Sensitivity	100	$\Delta V_{DD} = \pm 10\%$		0.001	0.000	/0/ 70

NOTES

 $^{1}1$  LSB = 0.5 mV for 0 V to +2.0475 V output range.

 $^2 The first two codes <math display="inline">(000_{\rm H},\,001_{\rm H})$  are excluded from the linearity error measurement.

<sup>3</sup>Includes internal voltage reference error.

<sup>4</sup>These parameters are guaranteed by design and not subject to production testing. <sup>5</sup>All input control signals are specified with  $t_R = t_F = 2$  ns (10% to 90% of +5 V) and timed from a voltage level of 1.6 V.

<sup>6</sup>The settling time specification does not apply for negative going transitions within the last 6 LSBs of ground. Some devices exhibit double the typical settling time in this 6 LSB region.

Specifications subject to change without notice.

#### **ABSOLUTE MAXIMUM RATINGS\***

$V_{DD}$ to GND $\ldots \ldots \ldots$
Logic Inputs to GND
$V_{OUT}$ to GND0.3 V, $V_{DD}$ + 0.3 V
I <sub>OUT</sub> Short Circuit to GND 50 mA
Package Power Dissipation $(T_J Max - T_A)/\theta_{JA}$
Thermal Resistance $\theta_{JA}$
8-Lead Plastic DIP Package (N-8) 103°C/W
8-Lead SOIC Package (SO-8) 158°C/W
Maximum Junction Temperature (T <sub>J</sub> Max) 150°C
Operating Temperature Range40°C to +85°C
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering, 10 secs) +300°C

\*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ORDERING GUIDE**

Model	INL	Temp	Package Description	Package Options
AD8300AN	$\begin{array}{c} \pm 2 \\ \pm 2 \end{array}$	XIND	8-Lead P-DIP	N-8
AD8300AR		XIND	8-Lead SOIC	SO-8


NOTES

XIND =  $-40^{\circ}$ C to  $+85^{\circ}$ C.

The AD8300 contains 630 transistors. The die size measures 72 mil  $\times$  65 mil.

#### **PIN CONFIGURATIONS**





#### **PIN DESCRIPTIONS**

Pin #	Name	Function		
1	V <sub>DD</sub>	Positive power supply input. Specified rang of operation +2.7 V to +5.5 V.		
2	CS	Chip Select, active low input. Disables shift register loading when high. Does not affect $\overline{\text{LD}}$ operation.		
3	CLK	Clock input, positive edge clocks data into shift register.		
4	SDI	Serial Data Input, input data loads directly into the shift register, MSB first.		
5	LD	Load DAC register strobes, active low. Transfers shift register data to DAC register. See Truth Table I for operation. Asynchro- nous active low input.		
6	CLR	Resets DAC register to zero condition. Asynchronous active low input.		
7	GND	Analog and Digital Ground.		
8	V <sub>OUT</sub>	DAC voltage output, 2.0475 V full scale with 0.5 mV per bit. An internal tempera- ture stabilized reference maintains a fixed full-scale voltage independent of time, tem- perature and power supply variations.		




Figure 3. Timing Diagram

#### CAUTION.

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8300 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



# **Typical Performance Characteristics-AD8300**




Figure 4. Iout vs. Vout





Figure 5. Logic Input Threshold Voltage vs. V<sub>DD</sub>



HORIZONTAL = 1µs/DIV

Figure 6. Detail Settling Time




Figure 7. Broadband Noise




Figure 8. Power Supply Rejection vs. Frequency




Figure 9. Large Signal Settling Time




Figure 10. Supply Current vs. Logic Input Voltage




Figure 11. Midscale Transition Performance





Figure 12. Digital Feedthrough vs. Time






Figure 13. Total Unadjusted Error Histogram





Figure 14. Zero-Scale Voltage Drift vs. Temperature



*Figure 16. Full-Scale Voltage Drift vs. Temperature* 




Figure 17. Output Voltage Noise Density vs. Frequency




Figure 15. Supply Current vs. Temperature




Figure 18. Full-Scale Output Tempco Histogram




Figure 19. Long Term Drift Accelerated by Burn-In

<b>CS</b>	CLK	CLR	LD	Serial Shift Register Function	DAC Register Function
Н	X	Н	Н	No Effect	Latched
L	L	Н	Η	No Effect	Latched
L	Н	Н	Η	No Effect	Latched
L	↑	Η	Η	Shift-Register-Data Advanced One Bit	Latched
<b>↑</b>	L	Η	Η	No Effect	Latched
Η	X	Η	$\downarrow$	No Effect	Updated with Current Shift Register Contents
Η	X	Η	L	No Effect	Transparent
Η	X	L	X	No Effect	Loaded with All Zeros
H	X	$\uparrow$	Н	No Effect	Latched All Zeros

Table I. Control Logic Truth Table

NOTES

1.  $\uparrow$  = Positive Logic Transition;  $\downarrow$  = Negative Logic Transition; X = Don't Care.

2. Do not clock in serial data while  $\overline{\text{LD}}$  is LOW.

3. Data loads MSB first.

#### **OPERATION**


The AD8300 is a complete ready to use 12-bit digital-to-analog converter. Only one +3 V power supply is necessary for operation. It contains a 12-bit laser-trimmed digital-to-analog converter, a curvature-corrected bandgap reference, rail-to-rail output op amp, serial-input register, and DAC register. The serial data interface consists of a serial-data-input (SDI) clock (CLK), and load strobe pins ( $\overline{\text{LD}}$ ) with an active low  $\overline{\text{CS}}$  strobe. In addition an asynchronous  $\overline{\text{CLR}}$  pin will set all DAC register bits to zero causing the V<sub>OUT</sub> to become zero volts. This function is useful for power on reset or system failure recovery to a known state.

#### **D/A CONVERTER SECTION**

The internal DAC is a 12-bit device with an output that swings from GND potential to 0.4 volt generated from the internal bandgap voltage, see Figure 20. It uses a laser-trimmed segmented R-2R ladder which is switched by N-channel MOSFETs. The output voltage of the DAC has a constant resistance independent of digital input code. The DAC output is internally connected to the rail-to-rail output op amp.

#### **AMPLIFIER SECTION**

The internal DAC's output is buffered by a low power consumption precision amplifier. This low power amplifier contains a differential PNP pair input stage that provides low offset voltage and low noise, as well as the ability to amplify the zero-scale DAC output voltages. The rail-to-rail amplifier is configured with a gain of approximately five in order to set the 2.0475 volt full-scale output (0.5 mV/LSB). See Figure 20 for an equivalent circuit schematic of the analog section.



#### Figure 20. Equivalent AD8300 Schematic of Analog Portion

The op amp has a 2  $\mu$ s typical settling time to 0.4% of full scale. There are slight differences in settling time for negative slewing signals versus positive. Also negative transition settling time to within the last 6 LSB of zero volts has an extended settling time. See the oscilloscope photos in the typical performances section of this data sheet.

#### **OUTPUT SECTION**

The rail-to-rail output stage of this amplifier has been designed to provide precision performance while operating near either power supply. Figure 21 shows an equivalent output schematic of the rail-to-rail amplifier with its N-channel pull-down FETs that will pull an output load directly to GND. The output sourcing current is provided by a P-channel pull-up device that can source current to GND terminated loads.




Figure 21. Equivalent Analog Output Circuit

The rail-to-rail output stage achieves the minimum operating supply voltage capability shown in Figure 2. The N-channel output pull-down MOSFET shown in Figure 21 has a 35  $\Omega$  on resistance which sets the sink current capability near ground. In addition to resistive load driving capability, the amplifier has also been carefully designed and characterized for up to 500 pF capacitive load driving capability.

#### **REFERENCE SECTION**

The internal curvature-corrected bandgap voltage reference is laser trimmed for both initial accuracy and low temperature coefficient. Figure 18 provides a histogram of total output performance of full-scale vs. temperature which is dominated by the reference performance.

#### **POWER SUPPLY**

The very low power consumption of the AD8300 is a direct result of a circuit design optimizing use of a CBCMOS process. By using the low power characteristics of the CMOS for the logic, and the low noise, tight matching of the complementary bipolar transistors, good analog accuracy is achieved.

For power-consumption sensitive applications it is important to note that the internal power consumption of the AD8300 is strongly dependent on the actual logic input voltage levels present on the SDI, CLK,  $\overline{CS}$ ,  $\overline{LD}$ , and  $\overline{CLR}$  pins. Since these inputs are standard CMOS logic structures, they contribute static power dissipation dependent on the actual driving logic

 $V_{OH}$  and  $V_{OL}$  voltage levels. Consequently, for optimum dissipation use of CMOS logic versus TTL provides minimal dissipation in the static state. A  $V_{INL}$  = 0 V on the logic input pins provides the lowest standby dissipation of 1.2 mA with a +3.3 V power supply.

As with any analog system, it is recommended that the AD8300 power supply be bypassed on the same PC card that contains the chip. Figure 8 shows the power supply rejection versus frequency performance. This should be taken into account when using higher frequency switched-mode power supplies with ripple frequencies of 100 kHz and higher.

One advantage of the rail-to-rail output amplifiers used in the AD8300 is the wide range of usable supply voltage. The part is fully specified and tested over temperature for operation from +2.7 V to +5.5 V. If reduced linearity and source current capability near full scale can be tolerated, operation of the AD8300 is possible down to +2.1 volts. The minimum operating supply voltage versus load current plot in Figure 2 provides information for operation below  $V_{DD} = +2.7$  V.

#### TIMING AND CONTROL

The AD8300 has a separate serial-input register from the 12-bit DAC register that allows preloading of a new data value MSB first into the serial register without disturbing the present DAC output voltage value. Data can only be loaded when the  $\overline{CS}$  pin is active low. After the new value is fully loaded in the serial-input register, it can be asynchronously transferred to the DAC register by strobing the  $\overline{LD}$  pin. The DAC register uses a level sensitive  $\overline{LD}$  strobe that should be returned high before any new data is loaded into the serial-input register. At any time the contents of the DAC resister can be reset to zero by strobing the  $\overline{CLR}$  pin which causes the DAC output voltage to go to zero volts. All of the timing requirements are detailed in Figure 3 along with Table I. Control Logic Truth Table.

All digital inputs are protected with a Zener type ESD protection structure (Figure 22) that allows logic input voltages to exceed the  $V_{DD}$  supply voltage. This feature can be useful if the user is loading one or more of the digital inputs with a 5 V CMOS logic input voltage level while operating the AD8300 on a +3.3 V power supply. If this mode of interface is used, make sure that the  $V_{OL}$  of the +5 V CMOS meets the  $V_{IL}$  input requirement of the AD8300 operating at 3 V. See Figure 5 for the effect on digital logic input threshold versus operating  $V_{DD}$  supply voltage.




Figure 22. Equivalent Digital Input ESD Protection

#### **Unipolar Output Operation**

This is the basic mode of operation for the AD8300. The AD8300 has been designed to drive loads as low as  $400 \Omega$  in parallel with 500 pF. The code table for this operation is shown in Table II.

#### APPLICATIONS INFORMATION


See DAC8512 data sheet for additional application circuit ideas.


Table II. Unipolar Code Table


Hexadecimal Number in DAC Register	Decimal Number in DAC Register	Analog Output Voltage (V)		
FFF	4095	+2.0475		
801	2049	+1.0245		
800	2048	+1.0240		
7FF	2047	+1.0235		
000	0	+0.0000		

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).







PRINTED IN U.S.A