AD74111–SPECIFICATIONS

(AVDD = 2.5 V ± 5%, DVDD2 = 2.5 V ± 5%, DVDD1 = 2.5 V ± 5%, f_{MCLK} = 12.288 MHz, f_S = 48 kHz, T_A = T_{MIN} to T_{MAX}, unless otherwise noted.)

Parameter	Conditions	Min	Typ	Max	Unit
ANALOG-TO-DIGITAL CONVERTERS					
ADC Resolution			24		Bits
Signal to Noise Ratio (SNR)	f_S = 16 kHz	70	77		dB
Dynamic Range					
(20 Hz to 20 kHz, –60 dB Input)					
No Filter	f_S = 48 kHz		85		dB
	f_S = 16 kHz	78	85		dB
With A-Weighted Filter	f_S = 48 kHz		87		dB
Total Harmonic Distortion + Noise	f_S = 48 kHz, PGA = 0 dB		–67		dB
	f_S = 16 kHz		–75		dB
Programmable Input Gain			12		dB
Gain Step Size			3		dB
Offset Error		–55	+30	+80	mV
Full-Scale Input Voltage			0.5		V rms
Input Resistance			4		kΩ
Input Capacitance				15	pF
Common-Mode Input Volts			1.125		V
Crosstalk	ADC Input Signal = 1.0 kHz, 0 dB; DAC Output = DC		100		dB
DIGITAL-TO-ANALOG CONVERTERS					
DAC Resolution			24		Bits
Signal to Noise Ratio (SNR)	f_S = 16 kHz	80	89		dB
Dynamic Range					
(20 Hz to 20 kHz, –60 dB Input)					
No Filter	f_S = 48 kHz		93		dB
	f_S = 16 kHz	84	93		dB
With A-Weighted Filter	f_S = 48 kHz		95		dB
Total Harmonic Distortion + Noise	f_S = 48 kHz		–88		dB
	f_S = 16 kHz		–88	–81	dB
					dB
DC Accuracy					
Offset Error		–75	–10	+50	mV
Gain Error		–0.9	+0.175	+0.8	dB
Volume Control Step Size					
(1024 Linear Steps)			0.098		%
Volume Control Range (Max Attenuation)			–60		dB
Mute Attenuation			–100		dB
De-emphasis Gain Error			±0.1		dB
Full-Scale Output Voltage			0.5		V rms
Output Resistance			145		Ω
Common Mode Output Volts			1.125		V
Crosstalk	Signal Input ADC = AGND; DAC Output Level = 1.0 kHz, 0 dB		95		dB
REFERENCE (Internal)					
Absolute Voltage, V_{REF}			1.125		V
V_{REF} TC			50		ppm/°C

Parameter	Conditions	Min	Typ	Max	Unit
ADC DECIMATION FILTER*	f_S = 48 kHz				
Pass Band				21.5	kHz
Pass-Band Ripple				0.2	mdB
Transition Band			5		kHz
Stop Band		26.5			kHz
Stop-Band Attenuation		120			dB
Group Delay			910		μs
Low Group Delay Mode			87		μs
DAC INTERPOLATION FILTER*	f_S = 48 kHz				
Pass Band				21.5	kHz
Pass-Band Ripple				10	mdB
Transition Band			5		kHz
Stop Band		26.5			kHz
Stop-Band Attenuation		75			dB
Group Delay			505		μs
Low Group Delay Mode			55		μs
LOGIC INPUT					
V_{INH}, Input High Voltage		DVDD1 – 0.8		DVDD1	V
V_{INL}, Input Low Voltage		0		0.8	V
Input Current		–10		+10	μA
Input Capacitance				10	pF
LOGIC OUTPUT					
V_{OH}, Output High Voltage		DVDD1 – 0.4		DVDD1	V
V_{OL}, Output Low Voltage		0		0.4	V
Three-State Leakage Current		–10		+10	μA
POWER SUPPLIES					
AVDD		2.375		2.625	V
DVDD2		2.375		2.625	V
DVDD1		2.375		3.6	V
Power Supply Rejection Ratio					
1 kHz, 300 mV p-p Signal at Analog Supply Pins			72		dB
50/60 Hz, 300 mV p-p Signal at Analog Supply Pins			73		dB

*Guaranteed by design.

Specifications subject to change without notice.

Table I. Current Summary (AVDD = 2.5 V, DVDD1 = 2.5 V, DVDD2 = 2.5 V)[1, 2, 3]

Conditions	AVDD Current (mA)	DVDD1 Current (mA)	DVDD2 Current (mA)	Total Current (Max)(mA)
ADC, Reference, Ref-Amp On	6.11 (6.11)	0.15 (0.43)	0.72 (2.10)	
DAC, Reference, Ref-Amp On	3.80 (4.0)	0.15 (0.43)	0.85 (2.23)	
Reference, Ref-Amp On	0.60 (0.60)	0.15 (0.43)	0.27 (0.50)	
All Sections On	8.60	0.15 (0.43)	1.72 (4.80)	15.35
Power-Down Mode	0.035	0.15 (0.43)	0.49 (0.49)	2.6

NOTES
[1]All values are typical, unless otherwise noted.
[2]Max values are quoted with DVDD1 = 3.6 V.
[3]Sample rates quoted are for 16 kHz and (48 kHz).

AD74111

TIMING CHARACTERISTICS

(AVDD = 2.5 V ± 5%, DVDD2 = 2.5 V ± 5%, DVDD1 = 3.3 V ± 10%, f_{MCLK} = 12.288 MHz, f_S = 48 kHz, $T_A = T_{MIN}$ to T_{MAX}, unless otherwise noted.)

Parameter		Min	Max	Unit	Comments
MASTER CLOCK AND RESET					
t_{MH}	MCLK High	25		ns	
t_{ML}	MCLK Low	25		ns	
t_{RES}	RESET Low	10		ns	
t_{RS}	DIN Setup Time	5		MCLKS	To $\overline{RESET}$ Rising Edge[1]
t_{RH}	DIN Setup Time	5		MCLKS	To $\overline{RESET}$ Rising Edge[1]
SERIAL PORT					
t_{CH}	DCLK High[2]	20		ns	
t_{CL}	DCLK Low[2]	20		ns	
t_{FD}	DFS Delay		5	ns	From DCLK Rising Edge[3]
t_{FS}	DFS Setup Time	5		ns	To DCLK Falling Edge
t_{FH}	DFS Hold Time	15		ns	From DCLK Falling Edge
t_{DD}	DOUT Delay		30	ns	From DCLK Rising Edge
t_{DS}	DIN Setup Time	5		ns	To DCLK Falling Edge
t_{DH}	DIN Hold Time	15		ns	From DCLK Falling Edge
t_{DT}	DOUT Three-State		40	ns	From DCLK Rising Edge[4]

NOTES
[1]Determines Master/Slave mode operation.
[2]Applies in Slave mode only.
[3]Applies in Master mode only.
[4]Applies in Multiframe-Sync mode only.

Figure 1. MCLK and $\overline{RESET}$ Timing

Figure 2. Serial Port Timing

Figure 3. Load Circuit for Digital Output Timing Specifications

–4–

REV. 0

ABSOLUTE MAXIMUM RATINGS*

(T_A = 25°C, unless otherwise noted.)

AVDD, DVDD2 to AGND, DGND . . . . –0.3 V to +3.0 V
DVDD1 to AGND, DGND . . . . –0.3 V to +4.5 V
AGND to DGND . . . . –0.3 V to +0.3 V
Digital I/O Voltage to DGND . . . . . . –0.3 V to DVDD1 + 0.3 V
Operating Temperature Range
    Automotive (Y Version) . . . . –40°C to +105°C
Storage Temperature Range . . . . –65°C to +150°C
Junction Temperature . . . . 150°C

16-Lead TSSOP, θ_{JA} Thermal Impedance . . . . 150.4°C/W
Lead Temperature, Soldering
    Vapor Phase (60 sec) . . . . 215°C
    Infrared (15 sec) . . . . 220°C

*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TEMPERATURE RANGE

Parameter	Min	Max	Unit
Specifications Guaranteed	–40	+105	°C
Storage	–65	+150	°C

ORDERING GUIDE

Model	Range	Package
AD74111YRU	–40°C to +105°C	RU-16

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD74111 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

WARNING!
ESD SENSITIVE DEVICE

AD74111

PIN CONFIGURATION

PIN FUNCTION DESCRIPTIONS

Pin No.	Mnemonic	I/O	Description
1	DCLK	I/O	Serial Clock
2	DIN	I	Serial Data Input. The state of DIN on the rising edge of $\overline{RESET}$ determines the operating mode of the interface. See the Selecting Master or Slave Mode section for more information.
3	DFS	I/O	Frame Synchronization Signal
4	DOUT	O	Serial Data Output
5	$\overline{RESET}$	I	Power-Down/Reset Input
6	AVDD		Analog 2.5 V Power Supply Connection
7	CAPN		ADC Filter Capacitor (Negative)
8	VOUT	O	DAC Analog Output
9	VIN	I	ADC Analog Input
10	CAPP		ADC Filter Capacitor (Positive)
11	REFCAP	I/O	Internal Reference Decoupling Capacitor. Can also be used for connection of an external reference.
12	AGND		Analog Ground Connection
13	DGND		Digital Ground Connection
14	DVDD2		Digital 2.5 V Power Supply Connection (Core)
15	DVDD1		Digital Power Supply Connection (Interface)
16	MCLK	I	External Master Clock Input

REV. 0

TPC 1. ADC Composite Filter Response


TPC 4. DAC Composite Filter Response

TPC 2. ADC Composite Filter Response
Low Group Delay Enabled

TPC 5. DAC Composite Filter Response
Low Group Delay Enabled

TPC 3. ADC Composite Filter Response
(Pass-Band Section)

TPC 6. DAC Composite Filter Response
(Pass-Band Section)

REV. 0

–7–

AD74111

TPC 7. ADC THD+N vs. Sample Rate

TPC 8. DAC THD+N vs. Sample Rate

FUNCTIONAL DESCRIPTION

General Description

The AD74111 is a 2.5 V mono codec. It comprises an ADC and DAC channel with single-ended input and output. The ADC has a programmable gain stage and the DAC has programmable volume control. Each of these sections is described in further detail below. The AD74111 is controlled by means of a flexible serial port (SPORT) that can be programmed to accommodate many industry standard DSPs and microcontrollers. The AD74111 can be set to operate as a master or slave device. The AD74111 can be set to operate with sample rates of 8 kHz to 48 kHz, depending on the values of MCLK and the MCLK prescalers. On-chip digital filtering is provided as part of the DAC and ADC channels with a low group delay option to reduce the delays through the filters when operating at lower sample rates. Figure 4 shows a block diagram of the DAC and ADC channel in the AD74111. Figures 5a and 5b show block diagrams of the filter arrangements of the ADC and DAC filters.

ADC Section

The AD74111 contains a multibit sigma-delta ADC. The ADC has a single input pin with additional pins for decoupling/filter capacitors. The ADC channel has an independent input amplifier gain stage that can be programmed in steps of 3 dB, from 0 dB to 12 dB. The input amplifier gain settings are set by programming the appropriate bits in Control Register E. The ADC can also be muted under software control. The AD74111 input channel employs a multibit sigma-delta conversion technique that provides a high resolution output with system filtering implemented on-chip. Sigma-delta converters employ a technique known as oversampling, where the sampling rate is many times the highest frequency of interest. In the case of the AD74111, the oversampling ratio is 64 and a decimation filter is used to reduce the output to standard sample rates. The maximum sample rate is 48 kHz.


Figure 4. ADC and DAC Engine

–8–

REV. 0

Figure 5a. ADC Filter Section

Figure 5b. DAC Filter Section

ADC, CAPP, and CAPN Pins
The ADC channel requires two external capacitors to act as charge reservoirs for the switched capacitor inputs of the sigma-delta modulator. These capacitors isolate the outputs of the PGA stage from glitches generated by the sigma-delta modulator. The capacitor also forms a low-pass filter with the output impedance of the PGA (approximately 124 Ω), which helps to isolate noise from the modulator engine. The capacitors should be of good quality, such as NPO or polypropylene film, with values from 100 pF to 1 nF and should be connected to AGND.

Peak Readback
The AD74111 can store the highest ADC value to facilitate level adjustment of the input signal. Programming the Peak Enable bit in Control Register E with a 1 will enable ADC Peak Level Reading. The peak value is stored as a 6-bit number from 0 dB to –63 dB in 1 dB steps. Reading Control Register F will give the highest ADC value since the bit was set. The ADC peak register is automatically cleared after reading.

Decimator Section
The digital decimation filter has a pass-band ripple of 0.2 mdB and a stop-band attenuation of 120 dB. The filter is an FIR type with a linear phase response. The group delay at 48 kHz is 910 μs. Output sample rates up to 48 kHz are supported.

Input Signal Swing
The ADC input has an input range of 0.5 V rms/1.414 V p-p about a bias point equal to V_{REFCAP}. Figure 6 shows a typical input filter circuit for use with the AD74111.


Figure 6. Typical Input Circuit

DAC Section
The AD74111 DAC channel has a single-ended, analog output. The DAC has independent software controllable Mute and Volume Control functions. Control Register G controls the attenuation factor for the DAC. This register is 10 bits wide, giving 1024 steps of attenuation. The AD74111 output channel employs a multibit sigma-delta conversion technique that provides a high quality output with system filtering implemented on-chip.

Output Signal Swing
The DAC has an output range of 0.5 V rms/1.414 V p-p about a bias point equal to V_{REFCAP} (see Figure 7).


Figure 7. Typical Output Circuit

Low Group Delay
It is possible to bypass much of the digital filtering by enabling the Low Group Delay function in Control Register C. By reducing the amount of filtering the AD74111 applies to input and output samples, the time delay between the sampling interval and when the sample is available is greatly reduced. This can be of benefit in applications such as telematics, where minimal time delays are important. When the Low Group Delay function is enabled, the sample rate becomes IMCLK/128.

Reference
The AD74111 features an on-chip reference whose nominal value is 1.125 V. A 100 nF ceramic and 10 μF tantalum capacitor applied at the REFCAP pin are necessary to stabilize the reference. (See Figure 8.)


Figure 8. Reference Decoupling

If required, an external reference can be used as the reference source of the ADC and DAC sections. This may be desirable in situations where multiple devices are required to use the same value of reference or because of a better temperature coefficient specification. The internal reference can be disabled via Control Register A and the external reference applied at the REFCAP pin (see Figure 9). External references should be of a suitable value such that the voltage swing of the inputs or outputs is not affected by being too close to the power supply rails and should be adequately decoupled.

REV. 0
–9–

AD74111

Figure 9. External Reference

Master Clocking Scheme

The update rate of the AD74111's ADC and DAC channels requires an internal master clock (IMCLK) that is 256 times the sample update rate (IMCLK = $256 \times f_S$). To provide some flexibility in selecting sample rates, the device has a series of three master clock prescalers that are programmable and allow the user to choose a range of convenient sample rates from a single external master clock. The master clock signal to the AD74111 is applied at the MCLK pin. The MCLK signal is passed through a series of three programmable MCLK prescaler (divider) circuits that can be selected to reduce the resulting Internal MCLK (IMCLK) frequency if required. The first and second MCLK prescalers provide divider ratios of ÷1 (pass through), ÷2, ÷3; while the third prescaler provides divider ratios of ÷1 (pass through), ÷2, ÷4.


Figure 10. MCLK Divider

The divider ratios allow a more convenient sample rate selection from a common MCLK, which may be required in many voice related applications. Control Register B should be programmed to achieve the desired divider ratios.

Selecting Sample Rates

The sample rate at which the converter runs is always 256 times the IMCLK rate. IMCLK is the Internal Master Clock and is the output from the Master Clock Prescaler. The default sample rate is 48 kHz (based on an external MCLK of 12.288 MHz). In this mode, the ADC modulator is clocked at 3.072 MHz and the DAC modulator is clocked at 6.144 MHz. Sample rates that are lower than MCLK/256 can be achieved by using the MCLK prescaler.

Example 1: f_{SAMP} = 48 kHz and 8 kHz Required

MCLK = 48 kHz $\times$ 256 = 12.288 MHz to provide 48 kHz f_{SAMP}.

For f_{SAMP} = 8 kHz, it is necessary to use the ÷3 setting in Prescaler 1, the ÷2 setting in Prescaler 2, and pass through in Prescaler 3. This results in an IMCLK = 8 kHz $\times$ 256 = 2.048 MHz (= 12.288 MHz/6).

Example 2: f_{SAMP} = 44.1 kHz and 11.025 kHz Required

MCLK = 44.1 kHz $\times$ 256 = 11.2896 MHz to provide 44.1 kHz f_{SAMP}.

For f_{SAMP} = 11.025 kHz, it is necessary to use the ÷1 setting in Prescaler 1 and the ÷4 setting in Prescaler 2, and pass through in Prescaler 3. This results in an IMCLK = 11.025 kHz $\times$ 256 = 2.8224 MHz (= 11.2896 MHz/4).

Resetting the AD74111

The AD74111 can be reset by bringing the $\overline{\text{RESET}}$ pin low. Following a reset, the internal circuitry of the AD74111 ensures that the internal registers are reset to their default settings and the on-chip RAM is purged of previous data samples. The DIN pin is sampled to determine if the AD74111 is required to operate in Master or Slave mode. The reset process takes 3072 MCLK periods, and the user should not attempt to program the AD74111 during this time.

Power Supplies and Grounds

The AD74111 features three separate supplies: AVDD, DVDD1, and DVDD2.

AVDD is the supply to the analog section of the device and must be of sufficient quality to preserve the AD74111's performance characteristics. It is nominally a 2.5 V supply.

DVDD1 is the supply for the digital interface section of the device. It is fed from the digital supply voltage of the DSP or controller to which the device is interfaced and allows the AD74111 to interface with devices operating at supplies of between 2.5 V – 5% to 3.3 V + 10%.

DVDD2 is the supply for the digital core of the AD74111. It is nominally a 2.5 V supply.

Accessing the Internal Registers

The AD74111 has seven registers that can be programmed to control the functions of the AD74111. Each register is 10 bits wide and is written to or read from using a 16-bit write or read operation, with the exception of Control Register F, which is read-only. Table V shows the format of the data transfer operation. The Control Word is made up of a Read/Write bit, the register address, and the data to be written to the device. Note that in a read operation the data field is ignored by the device. Access to the control registers is via the serial port through one of the operating modes described below.

Serial Port

The AD74111 contains a flexible serial interface port that is used to program and read the control registers and to send and receive DAC and ADC audio data. The serial port is compatible with many popular DSPs and can be programmed to operate in a variety of modes, depending on which one best suits the DSP being used. The serial port can be set to operate as a Master or Slave device, as discussed below. Figure 11 shows a timing diagram of the serial port.

REV. 0

Figure 11. Serial Port (SPORT) Timing

Serial Port Operating Modes

The serial port of the AD74111 can be programmed to operate in a variety of modes depending on the requirements and flexibility of the DSP to which it is connected. The two principal modes of operation are Mixed mode and Data mode.

Mixed Mode

Mixed mode allows the control registers of the AD74111 to be programmed and read back. It also allows data to be sent to the DACs and data to be read from the ADCs. In Mixed mode, there are separate data slots, each with its own frame synchronization signal (DFS) for control and DAC or ADC information. The AD74111 powers up in Mixed mode by default to allow the control registers to be programmed. Figure 13 shows the default setting for Mixed mode.

Data Mode

Data mode can be used when programming or reading the control registers is no longer required. Data mode provides a frame synchronization (DFS) pulse for each sample of data. Once the part has been programmed into Data mode, the only way to change the control registers is to perform a hardware reset to put the AD74111 back into Mixed mode. Figure 15 shows the default setting for Data mode.

Data-Word Length

The AD74111 can be programmed to send DAC audio data and receive ADC audio data in different word length formats of 16, 20, or 24 bits. The default mode is 16 bits, but this can be changed by programming Control Register C for the appropriate word length.

Selecting Master or Slave Mode

The initial operating mode of the AD74111 is determined by the state of the DIN pin following a reset. If the DIN pin is high during this time, Slave mode is selected. In Slave mode, the DFS and DCLK pins are inputs and the control signals for these pins must be provided by the DSP or other controller. If the DIN pin is low immediately following a reset, the AD74111 will operate in Master mode.

Master Mode Operation

In Master mode, the DFS and DCLK pins are outputs from the AD74111. This is the easiest mode in which to use the AD74111 because the correct timing relationship between sample rate, DCLK, and DFS is controlled by the AD74111.

Slave Mode Operation

In Slave mode, the DFS and DCLK pins are inputs to the AD74111. Care needs to be exercised when designing a system to operate the AD74111 in this mode as the relationship between the sample rate, DCLK, and DFS needs to be controlled by the DSP or other controller and must be compatible with the internal DAC/ADC engine of the AD74111. Figure 12 shows a block diagram of the DAC engine and the AD74111's serial port. The sample rate for the DAC engine is determined by the MCLK and MCLK prescalers. The DAC engine will read data from the DAC Data register at this rate. It is therefore important that the serial port is updated at the same rate, as any error between the two will accumulate and eventually cause the DAC engine to have to resynchronize with the serial port, which will cause erroneous values on the DAC output pins.


Figure 12. DAC Engine

In most cases, it is easy to keep a DSP in synchronization with the AD74111 if they are both run from the same clock or the DSP clock is a multiple of the AD74111's MCLK. In this case,

there will be a fixed relationship between the instruction cycle time of the DSP program and the AD74111, so a timer could be used to accurately control the DAC updates. If a timer is not available, the Multiframe-Sync (MFS) mode could be used to generate a DFS pulse every 16 or 32 DCLKs, allowing the DSP to accurately control the number of DCLKs between updates using an autobuffering or DMA type technique. In all cases for Slave mode operation, there should be 128 DCLKs (Normal mode) or 256 DCLKs (Fast mode) between DAC updates. The ADC operates in a similar manner; however, if the DSP does not read an ADC result, this will appear only as a missed sample and will not be audible. Slave mode is most suited to state-machine type applications where the number of DCLKs and their relationships to the other interface signals can be controlled.

Table II. Serial Mode Selection

| CRD:3 $\overline{DM}/MM$	CRD:2 DSP Mode	CRC:5, 4 Word Width	Operating Mode	Figure
0	0	16	16-Bit Data Mode	15
0	1	16	32-Bit Data Mode	19
1	0	16	16-Bit Mixed Mode	13
1	1	16	32-Bit Mixed Mode	17
0	0	>16	16-Bit Data Mode	16
0	1	>16	32-Bit Data Mode	20
1	0	>16	16-Bit Mixed Mode	14
1	1	>16	32-Bit Mixed Mode	18

Figure 13. 16-Bit Mixed Mode, Word Length = 16 Bits

Figure 14. 16-Bit Mixed Mode, Word Length = 24 Bits

Figure 15. 16-Bit Data Mode, Word Length = 16 Bits

–12–

REV. 0

Figure 16. 16-Bit Data Mode, Word Length = 24 Bits

Figure 17. 32-Bit Mixed Mode, Word Length = 16 Bits

Figure 18. 32-Bit Mixed Mode, Word Length = 24 Bits

Figure 19. 32-Bit Data Mode, Word Length = 16 Bits

REV. 0   –13–

AD74111

Figure 20. 32-Bit Data Mode, Word Length = 24 Bits


Figure 21. Multiframe Sync 32-Bit Mixed Mode

Figure 22. Multiframe Sync 32-Bit Data Mode


Figure 23. Multiframe Sync 16-Bit Mixed Mode

–14–

REV. 0

Figure 24. Multiframe Sync 16-Bit Data Mode

Table III. Multiframe Sync Selection

CRD:9 MFS	CRD:3 $\overline{DM}$/MM	CRC:2 DSP Mode	Operating Mode	Figure
1	0	0	16-Bit Data Mode	24
1	0	1	32-Bit Data Mode	22
1	1	0	16-Bit Mixed Mode	23
1	1	1	32-Bit Mixed Mode	21

Table IV. Control Register Map

Address (Binary)	Name	Description	Type	Width	Reset Setting
0 0 0 0	CRA	Control Register A	R/W	10	00h
0 0 0 1	CRB	Control Register B	R/W	10	00h
0 0 1 0	CRC	Control Register C	R/W	10	00h
0 0 1 1	CRD	Control Register D	R/W	10	08h or 09h*
0 1 0 0	CRE	Control Register E	R/W	10	00h
0 1 0 1	CRF	Control Register F	R	10	00h
0 1 1 0	CRG	Control Register G	R/W	10	00h

*09h if DIN is low and 08h if DIN is high.

Table V. Control Word Descriptions

Bit	Field	Description
15	$\overline{R}$/W	When this bit is high, the contents of the data field will be written to the register specified by the Address Field. When this bit is low, a read of the register specified by the Address Field will occur at the next sample interval; the contents of the Data Field are ignored.
14–11	Register Address	This 4-bit field is used to select one of the seven control registers of the AD74111.
10	Reserved	This bit is reserved and should always be programmed with zero.
9–0	Data Field	This 10-bit field holds the data that is to be written to or read from the register specified in the Address Field.

REV. 0
−15−

AD74111

Table VI. Control Register A

Table VI. Control Register A

$\overline{R}/W$	ADDRESS	RES	Function							
			Reserved	ADC Input Amplifier	ADC	DAC	Reference	Reference Amplifier	Reserved
15	14, 13, 12, 11	10	9, 8, 7	6	5	4	3	2	1, 0
1	0000	0	0	0 = Off 1 = On	0 = Off 1 = On	0 = Off 1 = On	0 = Off 1 = On	0 = Off 1 = On	0

Table VII. Control Register B

$\overline{R}/W$	ADDRESS	RES	Function			
			Reserved	Third MCLK Divider	Second MCLK Divider	First MCLK Divider
15	14, 13, 12, 11	10	9, 8, 7, 6	5, 4	3, 2	1, 0
1	0001	0	0	00 = Divide by 1 01 = Divide by 2 10 = Divide by 4 11 = Divide by 1	00 = Divide by 1 01 = Divide by 2 10 = Divide by 3 11 = Divide by 1	00 = Divide by 1 01 = Divide by 2 10 = Divide by 3 11 = Divide by 1

Table VIII. Control Register C

$\overline{R}/W$	ADDRESS	RES	Function				
			Reserved	DAC and ADC Word Width	Low Group Delay	DAC De-emphasis	ADC High-Pass Filter
15	14, 13, 12, 11	10	9, 8, 7, 6	5, 4	3	2, 1	0
1	0010	0	0	00 = 16 Bits 01 = 20 Bits 10 = 24 Bits 11 = 24 Bits	0 = Disabled 1 = Enabled	00 = None 01 = 44.1 kHz 10 = 32 kHz 11 = 48 kHz	0 = Disabled 1 = Enabled

Table IX. Control Register D

$\overline{R}/W$	ADDRESS	RES	Function					
			Multiframe Sync	Reserved	$\overline{DM}$/MM	DSP Mode	Fast DCLK	Master/$\overline{Slave}$
15	14, 13, 12, 11	10	9	8, 7, 6, 5, 4	3	2	1	0
1	0011	0	0 = Normal Mode 1 = MFS Mode	0	0 = Data Mode 1 = Mixed Mode	0 = 16 Bits 1 = 32 Bits	0 = 128 × f_S 1 = 256 × f_S	0 = Slave 1 = Master

Table X. Control Register E

$\overline{R}$/W	ADDRESS	RES	Function				
			Reserved	ADCL Peak Enable	ADC Gain	ADC Mute	DAC Mute
15	14, 13, 12, 11	10	9, 8, 7, 6	5	4, 3, 2	1	0
1	0100	0	0	0 = Disabled 1 = Peak Enable	000 = 0 dB 001 = 3 dB 010 = 6 dB 011 = 9 dB 1XX = 12 dB	0 = Normal 1 = Mute	0 = Normal 1 = Mute

Table XI. Control Register F

$\overline{R}$/W	ADDRESS	RES	Function	
			Reserved	ADC Input Peak Level
15	14, 13, 12, 11	10	9, 8, 7, 6	5, 4, 3, 2, 1, 0
0	0101	0	0	000000 = 0 dBFS 000001 = –1 dBFS 000010 = –2 dBFS 111110 = –62 dBFS 111111 = –63 dBFS

Table XII. Control Register G

$\overline{R}$/W	ADDRESS	RES	Function
			DAC Volume
15	14, 13, 12, 11	10	9, 8, 7, 6, 5, 4, 3, 2, 1, 0
1	0110	0	0000000000 = 0 dBFS 0000000001 = (1023/1024) dBFS 0000000010 = (1022/1024) dBFS 1111111110 = (2/1024) dBFS 1111111111 = Mute

AD74111

16-Lead Thin Shrink Small Outline Package [TSSOP]
(RU-16)

Dimensions shown in millimeters

COMPLIANT TO JEDEC STANDARDS MO-153AB

REV. 0

–20–