
### **Functional Diagram**



**NOTE** A 0.1  $\mu$ F bypass capacitor must be connected between pins 1 and 4 and between pins 5 and 8.

## **Pin Description**

#### Table 1 Pin Description

Pin No.	Symbol	Description
1	V <sub>DD1</sub>	Supply voltage for input side (4.5 V to 5.5 V), relative to GND1
2	V <sub>IN+</sub>	Positive input (± 200 mV recommended)
3	V <sub>IN-</sub>	Negative input (normally connected to GND1)
4	GND1	Input side ground
5	GND2	Output side ground
6	V <sub>OUT-</sub>	Negative output
7	V <sub>OUT+</sub>	Positive output
8	V <sub>DD2</sub>	Supply voltage for output side (3 V to 5.5 V), relative to GND2

### **Ordering Information**

ACPL-790B/790A/7900 is UL recognized with 5000 Vrms/1 minute rating per UL 1577.

#### Table 2 Ordering Information

Part Number	Option (RoHS Compliant)	Package	Surface Mount	Gull Wing	Tape & Reel	IEC/EN/DIN EN 60747-5-5	Quantity
ACPL-790B	-000E	300 mil				Х	50 per tube
ACPL-790A	-300E	DIP-8	Х	Х		Х	50 per tube
ACPL-7900	-500E		Х	Х	Х	х	1000 per reel

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.


#### Example:

ACPL-790B-500E to order product of Gull Wing Surface Mount package in Tape and Reel packaging with IEC/EN/DIN EN 60747-5-5 Safety Approval and RoHS compliance.

Optional data sheets are available. Contact your Avago sales representative or authorized distributor for information.


## **Package Outline Drawings**

#### Figure 1 8-Pin IP Package



**NOTE** Initial or continued variation in the color of the white mold compound is normal and does not affect device performance or reliability.

#### Figure 2 Gull Wing Surface Mount Option 300



Dimensions in millimeters (inches).

**NOTE** Floating lead protrusion is 0.5 mm (20 mils) max.

Tolerances (unless otherwise specified):

xx.xx = 0.01	Lead coplanarity
xx.xxx = 0.005	Maximum: 0.102 (0.004)

### **Recommended Pb-Free IR Profile**

Recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision). Non-Halide Flux should be used.

## **Regulatory Information**

The ACPL-790B/790A/7900 is approved by the following organizations:

IEC/EN/DIN EN 60747-5-5

Approved with Maximum Working Insulation Voltage, V<sub>IORM</sub> = 891 Vpeak.

∎ UL

Approval under UL 1577, component recognition program up to V<sub>ISO</sub> = 5000 Vrms/1 min. File E55361.

CSA

Approval under CSA Component Acceptance Notice #5, File CA 88324.

## **Insulation and Safety Related Specifications**

#### **Table 3 Insulation and Safety Related Specifications**

Parameter	Symbol	Value	Units	Conditions
Minimum External Air Gap (External Clearance)	L(101)	7.4	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (External Creepage)	L(102)	8.0	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Plastic Gap (Internal Clearance)		0.5	mm	Through insulation distance, conductor to conductor, usually the direct distance between the photoemitter and photodetector inside the optocoupler cavity
Tracking Resistance (Comparative Tracking Index)	СТІ	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa		Material Group (DIN VDE 0110, 1/89, Table 1)

### **IEC/EN/DIN EN 60747-5-5 Insulation Characteristics**

Insulation characteristics are guaranteed only within the safety maximum ratings, which must be ensured by protective circuits within the application.

#### Table 4 IEC/EN/DIN EN 60747-5-5 Insulation Characteristics

Description	Symbol	Value	Units
Installation classification per DIN VDE 0110/1.89, Table 1 for rated mains voltage. 150 Vrms for rated mains voltage. 300 Vrms for rated mains voltage. 450 V rms for rated mains voltage. 600 Vrms for rated mains voltage. 1000 Vrms		- V  - V  -     -     -	
Climatic Classification		55/105/21	
Pollution Degree (DIN VDE 0110/1.89)		2	
Maximum Working Insulation Voltage	V <sub>IORM</sub>	891	Vpeak
Input to Output Test Voltage, Method b $V_{IORM} \times 1.875 = VPR$ , 100% Production Test with t <sub>m</sub> = 1 sec, Partial Discharge < 5 pC	V <sub>PR</sub>	1671	Vpeak
Input to Output Test Voltage, Method a $V_{IORM}  imes 1.6 = VPR$ , Type and Sample Test, t <sub>m</sub> = 10 sec, Partial Discharge < 5 pC	V <sub>PR</sub>	1426	Vpeak
Highest Allowable Overvoltage (Transient Overvoltage, t <sub>ini</sub> = 60 sec)	V <sub>IOTM</sub>	8000	Vpeak
Safety-limiting values (Maximum values allowed in the event of a failure) Case Temperature Input Current <sup>a</sup> Output Power <sup>a</sup>	T <sub>s</sub> Is,input P <sub>s,output</sub>	175 400 600	°C mA mW
Insulation Resistance at T <sub>S</sub> , V <sub>IO</sub> = 500 V	RS	≥10 <sup>9</sup>	Ω

a. Safety-limiting parameters are dependent on ambient temperature. The Input Current, I<sub>S,INPUT</sub>, derates linearly above 25 °C free-air temperature at a rate of 2.67 mA/°C; the Output Power, P<sub>S,OUTPUT</sub>, derates linearly above 25 °C free-air temperature at a rate of 4 mW/°C.

## **Absolute Maximum Rating**

#### Table 5 Absolute Maximum Rating

Parameter	Symbol	Min.	Max.	Units
Storage Temperature	Τ <sub>S</sub>	-55	+125	°C
Ambient Operating Temperature	T <sub>A</sub>	-40	+105	°C
Supply Voltages	V <sub>DD1</sub> , V <sub>DD2</sub>	-0.5	6.0	V
Steady-State Input Voltage <sup>a</sup> , <sup>b</sup>	$V_{IN+}, V_{IN-}$	-2	V <sub>DD1</sub> + 0.5	V
Two-Second Transient Input Voltage <sup>c</sup>	V <sub>IN+</sub> , V <sub>IN-</sub>	-6	V <sub>DD1</sub> + 0.5	V
Output Voltages	V <sub>OUT+</sub> , V <sub>OUT-</sub>	-0.5	V <sub>DD2</sub> + 0.5	V
Lead Solder Temperature	260 °C for 10 sec., 1	1.6 mm below seatin	g plane	

a. DC voltage of up to -2 V on the inputs does not cause latch-up or damage to the device; tested at typical operating conditions.

b. Absolute maximum DC current on the inputs = 100 mA, no latch-up or device damage occurs.

c. Transient voltage of 2 seconds up to -6 V on the inputs does not cause latch-up or damage to the device; tested at typical operating conditions.

### **Recommended Operating Conditions**

#### Table 6 Recommended Operating Conditions

Parameter	Symbol	Min.	Max.	Units
Ambient Operating Temperature	T <sub>A</sub>	-40	+105	°C
VDD1 Supply Voltage	V <sub>DD1</sub>	4.5	5.5	V
VDD2 Supply Voltage	V <sub>DD2</sub>	3	5.5	V
Input Voltage Range <sup>a</sup>	$V_{IN+}, V_{IN-}$	-200	+200	mV

a.  $\pm 200 \text{ mV}$  is the nominal input range. Full scale input range (FSR) is  $\pm 300 \text{ mV}$ . Functional input range is  $\pm 2 \text{ V}$ .

## **Electrical Specifications**

Unless otherwise noted,  $T_A = -40$  °C to +105 °C,  $V_{DD1} = 4.5$  V to 5.5 V,  $V_{DD2} = 3$  V to 5.5 V,  $V_{IN+} = -200$  mV to +200 mV, and  $V_{IN-} = 0$  V (single-ended connection).

#### **Table 7 Electrical Specifications**

Parameter	Symbol	Min.	Typ. <sup>a</sup>	Max.	Unit	Test Conditions	Figure
DC CHARACTERISTICS							
Input Offset Voltage	V <sub>OS</sub>	-1	0.4	2	mV	T <sub>A</sub> = 25 °C	3, 4
Magnitude of Input Offset Change vs. Temperature	dV <sub>OS</sub> /dT <sub>A</sub>		-0.8	4	μV/°C	T <sub>A</sub> = -40 ° C to +105 °C; absolute value	5
Gain (ACPL-790B, ±0.5%) <sup>b</sup>	G0	8.16	8.2	8.24	V/V	T <sub>A</sub> = 25 °C	6, 7
Gain (ACPL-790A, ±1%) <sup>b</sup>	G1	8.12	8.2	8.28	V/V	T <sub>A</sub> = 25 °C	6, 7
Gain (ACPL-7900, ±3%) <sup>b</sup>	G3	7.95	8.2	8.44	V/V	T <sub>A</sub> = 25 °C	6, 7
Magnitude of Gain Change vs. Temperature <sup>c</sup>	dG/dT <sub>A</sub>		-0.00041		V/V/°C	$T_A = -40 \ ^{\circ}C \ to +105 \ ^{\circ}C$	8
Nonlinearity over ±200 mV Input Voltage <sup>b</sup>	NL <sub>200</sub>		0.05	0.13	%	$V_{IN+} = -200 \text{ mV to } +200 \text{ mV},$ $T_A = 25 \text{ °C}$	9, 10
Magnitude of NL <sub>200</sub> Change vs. Temperature	dNL <sub>200</sub> /dT <sub>A</sub>		0.0003		%/°C	$T_{A} = -40 \ ^{\circ}C \ to +105 \ ^{\circ}C$	11
Nonlinearity over ±100 mV Input Voltage <sup>b</sup>	NL <sub>100</sub>		0.013	0.06	%	$V_{IN+} = -100 \text{ mV to } +100 \text{ mV},$ $T_A = 25 \text{ °C}$	9, 10, 11
INPUTS AND OUTPUTS							
Full-Scale Differential Voltage Input Range <sup>d</sup>	FSR		±300		mV	$V_{IN} = V_{IN+} - V_{IN-}$	12
Input Bias Current <sup>e</sup>	I <sub>IN+</sub>	-1	-0.1		μA	$VI_{N+} = 0, V_{IN-} = 0 V$	13
Magnitude of I <sub>IN+</sub> Change vs. Temperature	dI <sub>IN+</sub> /dT <sub>A</sub>		-0.05		nA/°C		
Equivalent Input Impedance	R <sub>IN</sub>		27		kΩ	$VI_{N+}$ or $V_{IN-}$ , single-ended	14
Output Common-Mode Voltage <sup>f</sup>	V <sub>OCM</sub>		1.23		V	V <sub>OUT+</sub> or V <sub>OUT-</sub>	
Output Voltage Range <sup>d</sup>	OVR		0 to 2.5		V	V <sub>OUT+</sub> or V <sub>OUT-</sub>	12
Output Short-Circuit Current	I <sub>osc</sub>		11		mA	$V_{OUT+}$ or $V_{OUT-,}$ shorted to GND2 or $V_{DD2}$	
Output Resistance	R <sub>OUT</sub>		21		Ω	V <sub>OUT+</sub> or V <sub>OUT-</sub>	
Input DC Common-Mode Rejection Ratio <sup>b</sup>	CMRR <sub>IN</sub>		76		dB		
AC CHARACTERISTICS	<u>ı</u>	1	I	1	I	1	1
Signal-to-Noise Ratio <sup>g</sup>	SNR		62		dB	V <sub>IN+</sub> = 300 mVpp 10 kHz sine wave	15, 16
Signal-to-(Noise + Distortion) Ratio <sup>h</sup>	SNDR		59		dB	V <sub>IN+</sub> = 300 mVpp 10 kHz sine wave	15, 16
Small-Signal Bandwidth (-3 dB)	f <sub>-3 dB</sub>	140	200		kHz		17, 18

#### Table 7 Electrical Specifications (Continued)

Parameter	Symbol	Min.	Typ. <sup>a</sup>	Max.	Unit	Test Conditions	Figure
Input to Output Propagation	n Delay						
10%-=10%	t <sub>PD10</sub>		1.6	2.3	μs	200 mV/μs step input	19
50%-50%	t <sub>PD50</sub>		2	2.6	μs	200 mV/µs step input	19
90%-90%	t <sub>PD90</sub>		2.6	3.3	μs	200 mV/µs step input	19
Output Rise/Fall Time (10%-90%)	t <sub>R/F</sub>		1.7		μs	Step input	19
Common Mode Transient Immunity <sup>b</sup>	CMTI	10	15		kV/μs	VCM = 1 kV, T <sub>A</sub> = 25 °C	
Power Supply Rejection <sup>i</sup>	PSR		-78		dB	1 Vpp 1 kHz sine wave ripple on VDD1, differential output	
POWER SUPPLIES							
Input Side Supply Current <sup>j</sup>	I <sub>DD1</sub>		11	18.5	mA	VIN+ = 400 mV;	20
Output Side Supply Current	I <sub>DD2</sub>		7	12	mA	5 V supply	20
			6.8	11	mA	3.3 V supply	20

a. All Typical values are under Typical Operating Conditions at  $T_A = 25$  °C,  $V_{DD1} = 5$  V,  $V_{DD2} = 3.3$  V.

b. See Definitions section.

c. Gain temperature drift can be normalized and expressed as Temperature Coefficient of Gain (TCG) of -50 ppm/°C.

d. When FSR is exceeded, outputs saturate.

e. Because of the switched-capacitor nature of the input sigma-delta converter, time-averaged values are shown.

f. Under Typical Operating Conditions, part-to-part variation  $\pm 0.04$  V.

g. Under Typical Operating Conditions, part-to-part variation ±1 dB.

h. Under Typical Operating Conditions, part-to-part variation ±1 dB.

i. Ripple voltage applied to VDD1 with a 0.1 µF bypass capacitor connected; differential amplitude of the ripple outputs measured. See Definitions section.

j. The input supply current decreases as the differential input voltage (VIN+ . VIN-) decreases.

## **Package Characteristics**

#### **Table 8 Package Characteristics**

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Condition
Input-Output Momentary Withstand Voltage <sup>a</sup> , <sup>b</sup>	V <sub>ISO</sub>	5000			Vrms	RH < 50%, t = 1 min., T <sub>A</sub> = 25 °C
Resistance (Input-Output) <sup>c</sup>	R <sub>I-O</sub>		>10 <sup>12</sup>		Ω	$V_{I-O} = 500 V_{DC}$
Capacitance (Input-Output) <sup>c</sup>	C <sub>I-O</sub>		0.5		pF	f = 1 MHz

 In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage ≥ 6000 Vrms for 1 second (leakage detection current limit, I<sub>I-O</sub> ≤ 5 A). This test is performed before the 100% production test for partial discharge (method b) shown in IEC/EN/DIN EN 60747-5-5 Insulation Characteristic Table.

b. The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating, refer to the IEC/EN/DIN EN 60747-5-5 insulation characteristics table and your equipment level safety specification.

c. This is a two-terminal measurement: pins 1–4 are shorted together and pins 5–8 are shorted together.

## **Typical Performance Plots**

Unless otherwise noted,  $T_A = 25^{\circ}$  C,  $V_{DD1} = 5$  V,  $V_{DD2} = 3.3$  V.

#### Figure 3 Input Offset vs. Supply V<sub>DD1</sub>




Figure 5 Input Offset vs. Temperature




Figure 7 Gain vs. Supply  $V_{DD2}$ 









Figure 4 Input Offset vs. Supply V<sub>DD2</sub>











Avago Technologies - 9 -

#### Figure 9 Nonlinearity vs. Supply $V_{DD1}$




Figure 10 Nonlinearity vs. Supply V<sub>DD2</sub>






Figure 11 Nonlinearity vs. Temperature










Figure 12 Output Voltage vs. Input Voltage







Avago Technologies - 10 -

#### Figure 15 SNR, SNDR vs. Temperature




Figure 16 SNR, SNDR vs. Input Voltage




Figure 17 Gain Frequency Response




Figure 19 Propagation Delay, Output Rise/Fall Time vs. Temperature




Figure 18 Phase Frequency Response





Figure 20 Supply Current vs. Input Voltage



Avago Technologies - 11 -

## Definitions

#### Gain

Gain is defined as the slope of the best-fit line of differential output voltage ( $V_{OUT+} - V_{OUT-}$ ) vs. differential input voltage ( $V_{IN+} - V_{IN-}$ ) over the nominal input range, with offset error adjusted out.

#### Nonlinearity

Nonlinearity is defined as half of the peak-to-peak output deviation from the best-fit gain line, expressed as a percentage of the full-scale differential output voltage.

#### Input DC Common Mode Rejection Ratio, CMRR<sub>IN</sub>

CMRRIN is defined as the ratio of the differential signal gain (signal applied differentially between pins  $V_{OUT+}$  and  $V_{OUT-}$ ) to the input side common-mode gain (input pins tied together and the signal applied to both inputs with respect to pin GND1), expressed in dB.

#### Common Mode Transient Immunity, CMTI, also known as Common Mode Rejection

CMTI is tested by applying an exponentially rising/falling voltage step on pin 4 (GND1) with respect to pin 5 (GND2). The rise time of the test waveform is set to approximately 50 ns. The amplitude of the step is adjusted until the differential output  $(V_{OUT+} - V_{OUT-})$  exhibits more than a 200 mV deviation from the average output voltage for more than 1 µs. The

ACPL-790B/790A/7900 will continue to function if more than 10 kV/µs common mode slopes are applied, as long as the breakdown voltage limitations are observed.

#### **Power Supply Rejection, PSR**


PSR is the ratio of differential amplitude of the ripple outputs over power supply ripple voltage, referred to the input, expressed in dB.

## **Application Information**

### **Application Circuit**

The typical application circuit is shown in Figure 21. A floating power supply (which in many applications could be the same supply that is used to drive the high-side power transistor) is regulated to 5 V using a simple three-terminal voltage regulator (U1). The voltage from the current sensing resistor, or shunt (RSENSE), is applied to the input of the ACPL-790B/790A/7900 through an RC anti-aliasing filter (R5 and C3). And finally, the differential output of the isolation amplifier is converted to a groundreferenced single-ended output voltage with a simple differential amplifier circuit (U3 and associated components). Although the application circuit is relatively simple, a few recommendations should be followed to ensure optimal performance.

#### Figure 21 Typical Application Circuit for Motor Phase Current Setting



### **Power Supplies and Bypassing**

As mentioned above, an inexpensive 78L05 three-terminal regulator can be used to reduce the gate-drive power supply voltage to 5 V. To help attenuate high frequency power supply noise or ripple, a resistor or inductor can be used in series with the input of the regulator to form a low-pass filter with the regulator's input bypass capacitor.


The power supply for the isolation amplifier is most often obtained from the same supply used to power the power transistor gate drive circuit. If a dedicated supply is required, in many cases it is possible to add an additional winding on an existing transformer. Otherwise, some sort of simple isolated supply can be used, such as a line powered transformer or a high-frequency DC-DC converter.

As shown in Figure 21, 0.1 µF bypass capacitors (C2, C4) should be located as close as possible to the pins of the isolation amplifier. The bypass capacitors are required because of the high-speed digital nature of the signals inside the isolation amplifier. A 47 nF bypass capacitor (C3) is also recommended at the input pins due to the switched-capacitor nature of the input circuit. The input bypass capacitor also forms part of the anti-aliasing filter, which is recommended to prevent high-frequency noise from aliasing down to lower frequencies and interfering with the input signal. The input filter also performs an important reliability function – it reduces transient spikes from ESD events flowing through the current sensing resistor.

### **PC Board Layout**

The design of the printed circuit board (PCB) should follow good layout practices, such as keeping bypass capacitors close to the supply pins, keeping output signals away from input signals, the use of ground and power planes, etc. In addition, the layout of the PCB can also affect the isolation transient immunity (CMTI) of the ACPL-790B/790A/7900, due primarily to stray capacitive coupling between the input and the output circuits. To obtain optimal CMTI performance, the layout of the PC board should minimize any stray coupling by maintaining the maximum possible distance between the input and output sides of the circuit and ensuring that any ground or power plane on the PC board does not pass directly below or extend much wider than the body of the ACPL-790B/790A/7900. Figure 22 shows an example PCB layout.

#### Figure 22 Example Printed Circuit Board Layout




### **Shunt Resistor Selection**

The current sensing resistor should have low resistance (to minimize power dissipation), low inductance (to minimize di/dt induced voltage spikes which could adversely affect operation), and reasonable tolerance (to maintain overall circuit accuracy). Choosing a particular value for the resistor is usually a compromise between minimizing power dissipation and maximizing accuracy. Smaller sense resistance decreases power dissipation, while larger sense resistance can improve circuit accuracy by utilizing the full input range of the ACPL-790B/790A/7900.

The first step in selecting a sense resistor is determining how much current the resistor will be sensing. The graph in Figure 23 shows the RMS current in each phase of a three-phase induction motor as a function of average motor output power (in horsepower, hp) and motor drive supply voltage. The maximum value of the sense resistor is determined by the current being measured and the maximum recommended input voltage of the isolation amplifier. The maximum sense resistance can be calculated by taking the maximum recommended input voltage and dividing by the peak current that the sense resistor should see during normal operation. For example, if a motor will have a maximum RMS current of 10 A and can experience up to 50% overloads during normal operation, then the peak current is 21.1 A (=  $10 \times 1.414$  $\times$  1.5). Assuming a maximum input voltage of 200 mV, the maximum value of sense resistance in this case would be about 10 mΩ.

The maximum average power dissipation in the sense resistor can also be easily calculated by multiplying the sense resistance times the square of the maximum RMS current, which is about 1 W in the previous example. If the power dissipation in the sense resistor is too high, the resistance can be decreased below the maximum value to decrease power dissipation. The minimum value of the sense resistor is limited by precision and accuracy requirements of the design. As the resistance value is reduced, the output voltage across the resistor is also reduced, which means that the offset and noise, which are fixed, become a larger percentage of the signal amplitude. The selected value of the sense resistor will fall somewhere between the minimum and maximum values, depending on the particular requirements of a specific design.

# Figure 23 Motor Output Horsepower vs. Motor Phase Current and Supply Voltage



When sensing currents large enough to cause significant heating of the sense resistor, the temperature coefficient (tempco) of the resistor can introduce nonlinearity due to the signal dependent temperature rise of the resistor. The effect increases as the resistor-to-ambient thermal resistance increases. This effect can be minimized by reducing the thermal resistance of the current sensing resistor or by using a resistor with a lower tempco. Lowering the thermal resistance can be accomplished by repositioning the current sensing resistor on the PC board, by using larger PC board traces to carry away more heat, or by using a heat sink.

For a two-terminal current sensing resistor, as the value of resistance decreases, the resistance of the leads become a significant percentage of the total resistance. This has two primary effects on resistor accuracy. First, the effective resistance of the sense resistor can become dependent on factors such as how long the leads are, how they are bent, how far they are inserted into the board, and how far solder wicks up the leads during assembly (these issues will be discussed in more detail shortly). Second, the leads are typically made from a material, such as copper, which has a much higher tempco than the material from which the resistive element itself is made, resulting in a higher tempco overall.

Both of these effects are eliminated when a four-terminal current sensing resistor is used. A four-terminal resistor has two additional terminals that are Kelvin connected directly across the resistive element itself; these two terminals are used to monitor the voltage across the resistive element while the other two terminals are used to carry the load current. Because of the Kelvin connection, any voltage drops across the leads carrying the load current should have no impact on the measured voltage. When laying out a PC board for the current sensing resistors, a couple of points should be kept in mind. The Kelvin connections to the resistor should be brought together under the body of the resistor and then run very close to each other to the input of the ACPL-790B/790A/7900; this minimizes the loop area of the connection and reduces the possibility of stray magnetic fields from interfering with the measured signal. If the sense resistor is not located on the same PC board as the isolation amplifier circuit, a tightly twisted pair of wires can accomplish the same thing.

Also, multiple layers of the PC board can be used to increase current carrying capacity. Numerous plated through vias should surround each non-Kelvin terminal of the sense resistor to help distribute the current between the layers of the PC board. The PC board should use 2 or 4 oz. copper for the layers, resulting in a current carrying capacity in excess of 20 A. Making the current carrying traces on the PC board fairly large can also improve the sense resistor's power dissipation capability by acting as a heat sink. Liberal use of vias where the load current enters and exits the PC board is also recommended.


### **Shunt Resistor Connections**


The typical method for connecting the ACPL-790-B/790A/7900 to the current sensing resistor is shown in Figure 21.  $V_{IN+}$  (pin 2) is connected to the positive terminal of the sense resistor, while V<sub>IN-</sub> (pin 3) is shorted to GND1 (pin 4), with the power-supply return path functioning as the sense line to the negative terminal of the current sense resistor. This allows a single pair of wires or PC board traces to connect the isolation amplifier circuit to the sense resistor. By referencing the input circuit to the negative side of the sense resistor, any load current induced noise transients on the resistor are seen as a common-mode signal and will not interfere with the current-sense signal. This is important because the large load currents flowing through the motor drive, along with the parasitic inductances inherent in the wiring of the circuit, can generate both noise spikes and offsets that are relatively large compared to the small voltages that are being measured across the current sensing resistor.

If the same power supply is used both for the gate drive circuit and for the current sensing circuit, it is very important that the connection from GND1 of the ACPL-790B/790A/7900 to the sense resistor be the *only* return path for supply current to the gate drive power supply in order to eliminate potential ground loop problems. The only direct connection between the ACPL-790-B/790A/7900 circuit and the gate drive circuit should bethe positive power supply line.

### **Differential Input Connection**

The differential analog inputs of the ACPL-790B/790A/7900 are implemented with a fully-differential, switched-capacitor circuit. In the typical application circuit (Figure 21), the isolation amplifier is connected in a single-ended input mode. Given the fully differential input structure, a differential input connection method (balanced input mode as shown in Figure 24) is recommended to achieve better performance. The input currents created by the switching actions on both of the pins are balanced on the filter resistors and cancelled out each other. Any noise induced on one pin will be coupled to the other pin by the capacitor C and creates only common mode noise which is rejected by the device. Typical value for Ra and Rb is 10  $\Omega$  and 22 nF for C.





### **Output Side**

The op-amp used in the external post-amplifier circuit should be of sufficiently high precision so that it does not contribute a significant amount of offset or offset drift relative to the contribution from the isolation amplifier. Generally, op-amps with bipolar input stages exhibit better offset performance than op-amps with JFET or MOSFET input stages. In addition, the op-amp should also have enough bandwidth and slew rate so that it does not adversely affect the response speed of the overall circuit. The postamplifier circuit includes a pair of capacitors (C5 and C6) that form a single-pole low-pass filter; these capacitors allow the bandwidth of the post-amp to be adjusted independently of the gain and are useful for reducing the output noise from the isolation amplifier.

The gain-setting resistors in the post-amp should have a tolerance of 1% or better to ensure adequate CMRR and adequate gain tolerance for the overall circuit. Resistor networks can be used that have much better ratio tolerances than can be achieved using discrete resistors. A resistor network also reduces the total number of components for the circuit as well as the required board space.

### **Voltage Sensing**

The ACPL-790B/790A/7900 can also be used to isolate signals with amplitudes larger than its recommended input range with the use of a resistive voltage divider at its input. The only restrictions are that the impedance of the divider be relatively small (less than 1 k $\Omega$  so that the input resistance (22 k $\Omega$  and input bias current (0.1 A) do not affect the accuracy of the measurement. An input bypass capacitor is still required, although the 10  $\Omega$  series damping resistor is not (the resistance of the voltage divider provides the same function). The low-pass filter formed by the divider resistance and the input bypass capacitor may limit the achievable bandwidth.

For product information and a complete list of distributors, please go to our web site: www.avagotech.com

Avago Technologies and the A logo are trademarks of Avago Technologies in the United States and other countries. All other brand and product names may be trademarks of their respective companies.

Data subject to change. Copyright © 2010–2016 Avago Technologies. All Rights Reserved.

pub-005417 - July 19, 2016



