Contents VND5E025LK-E

# **Contents**

1	Bloc	ck diagram and pin description	5
2	Elec	trical specification	7
	2.1	Absolute maximum ratings	7
	2.2	Thermal data	8
	2.3	Electrical characteristics	9
	2.4	Waveforms	8
	2.5	Electrical characteristics curves	1
3	Арр	lication information24	4
	3.1	GND protection network against reverse battery	4
		3.1.1 Solution 1 : resistor in the ground line (RGND only)	4
		3.1.2 Solution 2 : diode (DGND) in the ground line	5
	3.2	Load dump protection	5
	3.3	MCU I/Os protection	5
	3.4	Current sense and diagnostic	6
		3.4.1 Short to VCC and off state open load detection	7
	3.5	Maximum demagnetization energy (VCC = 13.5V)	8
4	Pacl	kage and thermal data29	9
	4.1	PowerSSO-24 thermal data	9
5	Pacl	kage and packing information	2
	5.1	ECOPACK <sup>®</sup> 32	2
	5.2	Package mechanical data	2
	5.3	Packing information 34	4
6	Orde	er codes	5
7	Revi	ision history	6



VND5E025LK-E List of tables

# List of tables

Table 1.	Pin functions	5
Table 2.	Suggested connections for unused and not connected pins	
Table 3.	Absolute maximum ratings	. 7
Table 4.	Thermal data	. 8
Table 5.	Power section	. 9
Table 6.	Switching (VCC = 13V; Tj = 25°C)	. 9
Table 7.	Logic inputs	10
Table 8.	Protections and diagnostics	10
Table 9.	Current sense (8V < VCC < 18V)	. 11
Table 10.	Openload detection (8V < VCC < 18V)	12
Table 11.	Truth table	16
Table 12.	Electrical transient requirements (part 1)	17
Table 13.	Electrical transient requirements (part 2)	17
Table 14.	Electrical transient requirements (part 3)	17
Table 15.	Thermal parameters	31
Table 16.	PowerSSO-24 mechanical data	33
Table 17.	Device summary	35
Table 18	Document revision history	36



List of figures VND5E025LK-E

# **List of figures**

Figure 1.	Block diagram	. 5
Figure 2.	Configuration diagram (top view)	. 6
Figure 3.	Current and voltage conventions	
Figure 4.	Current sense delay characteristics	13
Figure 5.	Openload off-state delay timing	13
Figure 6.	Switching characteristics	
Figure 7.	Delay response time between rising edge of ouput current and rising edge of current sens	
	(CS enabled)	
Figure 8.	Output voltage drop limitation	14
Figure 9.	I <sub>OUT</sub> /I <sub>SENSE</sub> vs. I <sub>OUT</sub>	15
Figure 10.	Maximum current sense ratio drift vs. load current	
Figure 11.	Normal operation	
Figure 12.	Overload or short to GND	18
Figure 13.	Intermittent overload	
Figure 14.	OFF-state open load with external circuitry	19
Figure 15.	Short to V <sub>CC</sub>	
Figure 16.	T <sub>J</sub> evolution in overload or short to GND	20
Figure 17.	Off state output current	
Figure 18.	High level input current	
Figure 19.	Input clamp voltage	
Figure 20.	Input high level	
Figure 21.	Input low level	
Figure 22.	Input hysteresis voltage	
Figure 23.	On state resistance vs Tcase	
Figure 24.	On state resistance vs VCC	
Figure 25.	Undervoltage shutdown	22
Figure 26.	ILIMH vs Tcase	
Figure 27.	Turn- on voltage slope	
Figure 28.	Turn-off voltage slope	
Figure 29.	CS_DIS high level voltage	
Figure 30.	CS_DIS low level voltage	
Figure 31.	CS_DIS clamp voltage	
Figure 32.	Application schematic	
Figure 33.	Current sense and diagnostic	
Figure 34.	Maximum turn off current versus inductance (for each channel)	
Figure 35.	PowerSSO-24 PC board	
Figure 36.	Rthj-amb vs PCB copper area in open box free air condition (one channel ON)	
Figure 37.	PowerSSO-24 thermal impedance junction to ambient single pulse (one channel ON)	
Figure 38.	Thermal fitting model of a double channel hsd in PowerSSO-24	
Figure 39.	PowerSSO-24 package dimensions	
Figure 40.	PowerSSO-24 tube shipment (no suffix)	
Figure 41.	PowerSSO-24 tape and reel shipment (suffix "TR")	34



# 1 Block diagram and pin description

Figure 1. **Block diagram** Signal Clamp Undervoltage Control & Diagnostic 1 Power Clamp CONTROL & DIAGNOSTIC Channels 2 DRIVER IN2 CH1 V<sub>ON</sub> Limitation Current Limitation Over OFF State CH2 Open load CS\_ DIS  $V_{S\!E\!NS\!E\!H}$ CS1[ Sense OUT2 CS2 \_\_\_\_ ООТ1 OVERLOAD PROTECTION (ACTIVE POWER LIMITATION) LOGIC GND

Table 1. Pin functions

Name	Function
V <sub>CC</sub>	Battery connection.
OUTPUT <sub>1,2</sub>	Power output.
GND	Ground connection. Must be reverse battery protected by an external diode / resistor network.
INPUT <sub>1,2</sub>	Voltage controlled input pin with hysteresis, CMOS compatible. Controls output switch state.
CURRENT SENSE <sub>1,2</sub>	Analog current sense pin; delivers a current proportional to the load current.
CS_DIS	Active high CMOS compatible pin to disable the current sense pin.

Figure 2. Configuration diagram (top view)





Table 2. Suggested connections for unused and not connected pins

Table 2. Gagg	able 21 Caggeoted conficotions for anacod and not conficoted pine									
Connection / pin	Current sense	N.C.	Output	Input	CS_DIS					
Floating	Not allowed	Х	X	Х	Х					
To ground	Through 1kΩ resistor	Х	Through 22kΩ resistor	Through 10kΩ resistor	Through 10kΩ resistor					

#### 2 **Electrical specification**

**Current and voltage conventions** Figure 3.



Note:  $V_{Fn} = V_{OUTn} - V_{CC}$  during reverse battery condition.

#### **Absolute maximum ratings** 2.1

Stressing the device above the rating listed in the "Absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to the conditions in table below for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality document.

Absolute maximum ratings Table 3.

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC supply voltage	41	V
-V <sub>CC</sub>	Reverse DC supply voltage	0.3	V
-I <sub>GND</sub>	DC reverse ground pin current	200	mA
I <sub>OUT</sub>	DC output current	Internally limited	Α
- I <sub>OUT</sub>	Reverse DC output current	24	_
I <sub>IN</sub>	DC input current	-1 to 10	
I <sub>CSD</sub>	DC current sense disable input current	-1 10 10	mA
-I <sub>CSENSE</sub>	DC reverse CS pin current	200	
V <sub>CSENSE</sub>	Current sense maximum voltage	V <sub>CC</sub> - 41 to +V <sub>CC</sub>	V

Table 3. Absolute maximum ratings (continued)

Symbol	Parameter	Value	Unit
E <sub>MAX</sub>	Maximum switching energy (single pulse) (L = TBD; $R_L = 0\Omega$ ; $V_{bat} = 13.5V$ ; $T_{jstart} = 150$ °C; $I_{OUT} = I_{limL}(Typ.)$	70	mJ
V <sub>ESD</sub>	Electrostatic discharge (human body model: R = 1.5 kΩ; C = 100 pF) - INPUT - CURRENT SENSE - CS_DIS - OUTPUT - V <sub>CC</sub>	4000 2000 4000 5000 5000	> > > >
V <sub>ESD</sub>	Charge device model (CDM-AEC-Q100-011)	750	V
T <sub>j</sub>	Junction operating temperature	- 40 to 150	°C
T <sub>stg</sub>	Storage temperature	- 55 to 150	

## 2.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	Max. value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case (with one channel ON)	1.35	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	See Figure 36	C/VV

## 2.3 Electrical characteristics

Values specified in this section are for 8V<V  $_{CC}$  <28V; -40°C < T  $_{j}$  <150°C, unless otherwise stated.

Table 5. Power section

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
V <sub>CC</sub>	Operating supply voltage		4.5	13	28		
V <sub>USD</sub>	Undervoltage shutdown			3.5	4.5	V	
V <sub>USDhyst</sub>	Undervoltage shutdown hysteresis			0.5			
		I <sub>OUT</sub> = 3A; T <sub>j</sub> = 25°C			25		
R <sub>ON</sub>	On state resistance (1)	I <sub>OUT</sub> = 3A; T <sub>j</sub> = 150°C			50	mΩ	
		$I_{OUT} = 3A; V_{CC} = 5V; T_j = 25^{\circ}C$			35		
V <sub>clamp</sub>	Clamp voltage	I <sub>S</sub> = 20 mA	41	46	52	٧	
	Supply current	Off State; $V_{CC}$ = 13V; $T_j$ = 25°C; $V_{IN}$ = $V_{OUT}$ = $V_{SENSE}$ = $V_{CSD}$ = 0V		2 (2)	5 <sup>(2)</sup>	μΑ	
I <sub>S</sub>		On State; V <sub>CC</sub> = 13V; V <sub>IN</sub> = 5V; I <sub>OUT</sub> = 0A		3	6	mA	
1	Off state output	$V_{IN} = V_{OUT} = 0V; V_{CC} = 13V;$ $T_j = 25^{\circ}C$	0	0.01	3		
I <sub>L(off1)</sub>	current (1)	$V_{IN} = V_{OUT} = 0V; V_{CC} = 13V;$ $T_j = 125^{\circ}C$	0		5	μA	
V <sub>F</sub>	Output - V <sub>CC</sub> diode voltage <sup>(1)</sup>	-l <sub>OUT</sub> = 4 A; T <sub>j</sub> = 150°C			0.7	٧	

<sup>1.</sup> For each channel.

Table 6. Switching ( $V_{CC} = 13V$ ;  $T_j = 25^{\circ}C$ )

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$R_L = 4.3 \Omega$		20		116
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 6)		40		μs
(dV <sub>OUT</sub> /dt) <sub>on</sub>	Turn-on voltage slope	R <sub>I</sub> = 4.3 Ω		See Figure 27		V/µs
(dV <sub>OUT</sub> /dt) <sub>off</sub>	Turn-off voltage slope	NL - 4.3 12		See Figure 28		v/µs
W <sub>ON</sub>	Switching energy losses during t <sub>WON</sub>	R <sub>L</sub> = 4.3 Ω		0.6		mJ
W <sub>OFF</sub>	Switching energy losses during t <sub>WOFF</sub>	(see Figure 6)		0.35		1113

<sup>2.</sup> PowerMOS leakage included.

Table 7. Logic inputs

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>IL</sub>	Input low level voltage				0.9	V
I <sub>IL</sub>	Low level input current	V <sub>IN</sub> = 0.9V	1			μΑ
V <sub>IH</sub>	Input high level voltage		2.1			V
I <sub>IH</sub>	High level input current	V <sub>IN</sub> = 2.1V			10	μΑ
V <sub>I(hyst)</sub>	Input hysteresis voltage		0.25			
V	Input clamp voltage	I <sub>IN</sub> = 1mA	5.5		7	V
V <sub>ICL</sub>		I <sub>IN</sub> = -1mA		-0.7		V
V <sub>CSDL</sub>	CS_DIS low level voltage				0.9	
I <sub>CSDL</sub>	Low level CS_DIS current	V <sub>CSD</sub> = 0.9V	1			μA
V <sub>CSDH</sub>	CS_DIS high level voltage		2.1			V
I <sub>CSDH</sub>	High level CS_DIS current	V <sub>CSD</sub> = 2.1V			10	μA
V <sub>CSD(hyst)</sub>	CS_DIS hysteresis voltage		0.25			
1/	CS_DIS clamp voltage	I <sub>CSD</sub> = 1mA	5.5		7	V
V <sub>CSCL</sub>	CO_DIS Clamp voltage	I <sub>CSD</sub> = -1mA		-0.7		

Table 8. Protections and diagnostics (1)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
	DC short circuit current	V <sub>CC</sub> = 13V	30	42	60	
I <sub>LIMH</sub>	DC short circuit current	5V < V <sub>CC</sub> < 28V			00	Α
I <sub>LIML</sub>	Short circuit current during thermal cycling	$V_{CC} = 13V;$ $T_{R} < T_{j} < T_{TSD}$		11		
T <sub>TSD</sub>	Shutdown temperature		150	175	200	
T <sub>R</sub>	Reset temperature		T <sub>RS</sub> + 1	T <sub>RS</sub> + 5		
T <sub>RS</sub>	Thermal reset of status		135			°C
T <sub>HYST</sub>	Thermal hysteresis (T <sub>TSD</sub> -T <sub>R</sub> )			7		
V <sub>DEMAG</sub>	Turn-off output voltage clamp	I <sub>OUT</sub> = 2A; V <sub>IN</sub> = 0; L = 6 mH	V <sub>CC</sub> - 41	V <sub>CC</sub> - 46	V <sub>CC</sub> - 52	V
V <sub>ON</sub>	Output voltage drop limitation	$I_{OUT} = 0.1A;$ $T_j = -40^{\circ}\text{C to } +150^{\circ}\text{C}$ (see <i>Figure 8</i> )		25		mV

To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles.

Table 9. Current sense (8V <  $V_{CC}$  < 18V)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
K <sub>LED</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	$I_{OUT} = 0.05A; V_{SENSE} = 0.5V; V_{CSD} = 0V;$ $T_j = -40$ °C to 150°C	1240	3350	4960	
Κ <sub>0</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	$I_{OUT}$ = 0.5A; $V_{SENSE}$ = 0.5V; $V_{CSD}$ = 0V; $T_j$ = -40°C to 150°C	1860	3150	4600	
К <sub>1</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	$I_{OUT} = 2 \text{ A}; V_{SENSE} = 4 \text{ V};$ $V_{CSD} = 0 \text{ V};$ $T_j = -40^{\circ}\text{C to } 150^{\circ}\text{C}$ $T_j = 25^{\circ}\text{C to } 150^{\circ}\text{C}$	2100 2250	3100 3100		
dK <sub>1</sub> /K <sub>1</sub> <sup>(1)</sup>	Current sense ratio drift	$I_{OUT}$ = 2 A; $V_{SENSE}$ = 4 V; $V_{CSD}$ = 0V; $T_j$ = -40°C to 150°C	-13		13	%
K <sub>2</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	$I_{OUT} = 3 \text{ A}; V_{SENSE} = 4V;$ $V_{CSD} = 0V;$ $T_j = -40^{\circ}\text{C to } 150^{\circ}\text{C}$ $T_j = 25^{\circ}\text{C to } 150^{\circ}\text{C}$	2200 2450	3000 3000		
dK <sub>2</sub> /K <sub>2</sub> <sup>(1)</sup>	Current sense ratio drift	$I_{OUT} = 3 \text{ A}; V_{SENSE} = 4V; V_{CSD} = 0V;$ $T_j = -40^{\circ}\text{C to } 150^{\circ}\text{C}$	-12		12	%
К <sub>3</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	$I_{OUT} = 10 \text{ A}; V_{SENSE} = 4V;$ $V_{CSD} = 0V;$ $T_j = -40^{\circ}\text{C to } 150^{\circ}\text{C}$ $T_j = 25^{\circ}\text{C to } 150^{\circ}\text{C}$	2550 2650	2850 2850		
dK <sub>3</sub> /K <sub>3</sub> <sup>(1)</sup>	Current sense ratio drift	$I_{OUT}$ = 10 A; $V_{SENSE}$ = 4V; $V_{CSD}$ = 0V; $T_j$ = -40°C to 150°C	-6		+6	%
		$I_{OUT}$ = 0A; $V_{SENSE}$ = 0V; $V_{CSD}$ = 5V; $V_{IN}$ = 0V; $T_j$ = -40°C to 150°C	0		1	
I <sub>SENSE0</sub>	Analog sense leakage current	$I_{OUT}$ = 0A; $V_{SENSE}$ = 0V; $V_{CSD}$ = 0V; $V_{IN}$ = 5V; $T_j$ = -40°C to 150°C	0		2	μΑ
		$I_{OUT}$ = 2A; $V_{SENSE}$ = 0V; $V_{CSD}$ = 5V; $V_{IN}$ = 5V; $T_j$ = -40°C to 150°C	0		1	
l <sub>OL</sub>	Openload on state current detection threshold	V <sub>IN</sub> = 5V, 8V <v<sub>CC&lt;18V I<sub>SENSE</sub>= 5 μA</v<sub>	5		30	mA
V <sub>SENSE</sub>	Max analog sense output voltage	I <sub>OUT</sub> = 3 A; V <sub>CSD</sub> = 0V	5			٧
V <sub>SENSEH</sub>	Analog sense output voltage in fault condition <sup>(1)</sup>	$V_{CC}$ = 13V; $R_{SENSE}$ = 3.9k $\Omega$		8		v 
I <sub>SENSEH</sub>	Analog sense output current in fault condition <sup>(2)</sup>	V <sub>CC</sub> = 13V; V <sub>SENSE</sub> = 5V		9		mA

Table 9. Current sense (8V < V<sub>CC</sub> < 18V) (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>DSENSE1H</sub>	Delay response time from falling edge of CS_DIS pin	V <sub>SENSE</sub> < 4V, 0.5 < I <sub>OUT</sub> < 10A I <sub>SENSE</sub> = 90% of I <sub>SENSEMAX</sub> (see <i>Figure 4</i> )		30	100	μs
t <sub>DSENSE1L</sub>	Delay response time from rising edge of CS_DIS pin	V <sub>SENSE</sub> < 4V, 0.5 < I <sub>OUT</sub> < 10A I <sub>SENSE</sub> = 10% of I <sub>SENSEMAX</sub> (see <i>Figure 4</i> )		5	20	μs
t <sub>DSENSE2H</sub>	Delay response time from rising edge of INPUT pin	V <sub>SENSE</sub> < 4V, 0.5 < I <sub>OUT</sub> < 10A I <sub>SENSE</sub> = 90% of I <sub>SENSEMAX</sub> (see <i>Figure 4</i> )		80	300	μs
Δt <sub>DSENSE2</sub> H	Delay response time between rising edge of output current and rising edge of current sense	V <sub>SENSE</sub> < 4V, I <sub>SENSE</sub> = 90% of I <sub>SENSEMAX</sub> , I <sub>OUT</sub> = 90% of I <sub>OUTMAX</sub> , I <sub>OUTMAX</sub> = 3A (see <i>Figure 7</i> )			110	μs
t <sub>DSENSE2L</sub>	Delay response time from falling edge of INPUT pin	V <sub>SENSE</sub> < 4V, 0.5 < I <sub>OUT</sub> < 10A I <sub>SENSE</sub> = 10% of I <sub>SENSEMAX</sub> (see <i>Figure 4</i> )		70	250	μs


<sup>1.</sup> Fault condition includes: power limitation, overtemperature and open load OFF state detection.


Table 10. Openload detection (8V  $\leq$  V<sub>CC</sub>  $\leq$  18V)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V <sub>OL</sub>	Openload off state voltage detection threshold	V <sub>IN</sub> = 0V	2	See Figure 5	4	٧
t <sub>DSTKON</sub>	Output short circuit to V <sub>CC</sub> detection delay at turn off	See Figure 5	180		1200	μs
I <sub>L(off2)r</sub>	Off state output current at V <sub>OUT</sub> = 4V	V <sub>IN</sub> =0V; V <sub>SENSE</sub> =0V V <sub>OUT</sub> rising from 0V to 4V	-120		0	μΑ
I <sub>L(off2)f</sub>	Off state output current at V <sub>OUT</sub> = 2V	$V_{IN}$ =0V; $V_{SENSE}$ = $V_{SENSEH}$ $V_{OUT}$ falling from $V_{CC}$ to 2V	-50		90	μΑ
td_vol	Delay response from output rising edge to V <sub>SENSE</sub> rising edge in openload	V <sub>OUT</sub> = 4 V; V <sub>IN</sub> = 0V V <sub>SENSE</sub> = 90% of V <sub>SENSEH</sub>			20	μs

INPUT — CS\_DIS — LOAD CURRENT — LOAD

Figure 4. Current sense delay characteristics








Figure 6. Switching characteristics

<u>577</u>







Figure 7. Delay response time between rising edge of ouput current and rising edge of current sense (CS enabled)







I<sub>OUT</sub>/I<sub>SENSE</sub> vs. I<sub>OUT</sub> Figure 9.



Note: Parameter guaranteed by design; it is not tested.

577

Table 11. Truth table

Conditions	Input	Output	Sense (V <sub>CSD</sub> =0V) <sup>(1)</sup>
Normal operation	L H	L H	0 Nominal
Overtemperature	L H	L L	0 V <sub>SENSEH</sub>
Undervoltage	L H	L L	0
Overload	н	X (no power limitation) Cycling (power limitation)	Nominal V <sub>SENSEH</sub>
Short circuit to GND (power limitation)	L H	L L	0 V <sub>SENSEH</sub>
Open load off state (with external pul up)	L	Н	V <sub>SENSEH</sub>
Short circuit to V <sub>CC</sub> (external pull up disconnected)	L H	н н	V <sub>SENSEH</sub> < Nominal
Negative output voltage clamp	L	L	0

<sup>1.</sup> If the  $V_{\mbox{\footnotesize CSD}}$  is high, the SENSE output is at a high impedance, its potential depends on leakage currents and external circuit.

Table 12. Electrical transient requirements (part 1)

ISO 7637-2: 2004(E) Test	Test le	vels <sup>(1)</sup>	Number of pulses or	renetition time		Delays and	
pulse	III	IV	test times	Min.	Max.	Impedance	
1	-75V	-100V	5000 pulses	0.5s	5s	2 ms, $10\Omega$	
2a	+37V	+50V	5000 pulses	0.2s	5s	50μs, 2Ω	
3a	-100V	-150V	1h	90ms	100ms	0.1μs, 50Ω	
3b	+75V	+100V	1h	90ms	100ms	0.1μs, 50Ω	
4	-6V	-7V	1 pulse			100ms, 0.01Ω	
5b <sup>(2)</sup>	+65V	+87V	1 pulse			400ms, 2Ω	

<sup>1.</sup> The above test levels must be considered referred to  $V_{CC}$  = 13.5V except for pulse 5b.

Table 13. Electrical transient requirements (part 2)

ISO 7637-2: 2004E Test pulse	Test level	results
	III	VI
1	С	С
2a	С	С
3a	С	С
3b	С	С
4	С	С
5b <sup>(1)</sup>	С	С

<sup>1.</sup> Valid in case of external load dump clamp: 40V maximum referred to ground.

Table 14. Electrical transient requirements (part 3)

Class	Contents
С	All functions of the device performed as designed after exposure to disturbance.
E	One or more functions of the device did not perform as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.

<sup>2.</sup> Valid in case of external load dump clamp: 40V maximum referred to ground.

## 2.4 Waveforms

Figure 11. Normal operation





Figure 12. Overload or short to GND






Figure 13. Intermittent overload






Figure 15. Short to V<sub>CC</sub>





Figure 16.  $T_J$  evolution in overload or short to GND



### 2.5 Electrical characteristics curves

Figure 17. Off state output current




Figure 18. High level input current




Figure 19. Input clamp voltage




Figure 20. Input high level




Figure 21. Input low level




Figure 22. Input hysteresis voltage





Figure 23. On state resistance vs  $T_{case}$ 



150

100

Figure 24. On state resistance vs  $V_{CC}$ 




Figure 25. Undervoltage shutdown

25 50 75

-25 0

-50




Figure 26. I<sub>LIMH</sub> vs T<sub>case</sub>




Figure 27. Turn- on voltage slope




Figure 28. Turn-off voltage slope





Figure 29. CS\_DIS high level voltage

Figure 30. CS\_DIS low level voltage







Figure 31. CS\_DIS clamp voltage



# 3 Application information

Figure 32. **Application schematic** +5V  $V_{CC}$ CS\_DIS  $\mathsf{D}_{\mathsf{Id}}$ MCU **INPUT** OUTPUT CURRENT SENSE GND  $\mathsf{R}_{\mathsf{SENSE}}$  $R_{GND}$  $\mathsf{D}_\mathsf{GND}$  $C_{EXT}$  $V_{GND}$ 

Note: Channel 2 has the same internal circuit as channel 1.

## 3.1 GND protection network against reverse battery

This section provides two solutions for implementing a ground protection network against reverse battery.

## 3.1.1 Solution 1 : resistor in the ground line (R<sub>GND</sub> only)

This can be used with any type of load.

The following is an indication on how to dimension the  $\ensuremath{R_{GND}}$  resistor.

- 1.  $R_{GND} \le 600 \text{mV} / (I_{S(on)max})$
- 2.  $R_{GND} \ge (-V_{CC}) / (-I_{GND})$

where -I<sub>GND</sub> is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device datasheet.

Power dissipation in  $R_{GND}$  (when  $V_{CC}$ <0: during reverse battery situations) is:

#### **Equation 1**

$$P_D = (-V_{CC})^2 / R_{GND}$$

This resistor can be shared amongst several different HSDs. Please note that the value of this resistor should be calculated with formula (1) where  $I_{S(on)max}$  becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not shared by the device ground then the  $R_{GND}$  will produce a shift ( $I_{S(on)max} * R_{GND}$ ) in the input thresholds and the status output values. This shift will vary depending on how many devices are on in the case of several high side drivers sharing the same  $R_{GND}$ .

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then ST suggests to utilize Section 3.1.2: Solution 2: diode (DGND) in the ground line.

### 3.1.2 Solution 2 : diode (D<sub>GND</sub>) in the ground line

A resistor ( $R_{GND}$ =1k $\Omega$ ) should be inserted in parallel to  $D_{GND}$  if the device drives an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network will produce a shift (≈600mV) in the input threshold and in the status output values if the microprocessor ground is not common to the device ground. This shift will not vary if more than one hsd shares the same diode/resistor network.

### 3.2 Load dump protection

 $D_{ld}$  is necessary (voltage transient suppressor) if the load dump peak voltage exceeds the  $V_{CC}$  max DC rating. The same applies if the device is subject to transients on the  $V_{CC}$  line that are greater than the ones shown in the ISO 7637-2: 2004(E) table.

## 3.3 MCU I/Os protection

If a ground protection network is used and negative transient are present on the  $V_{CC}$  line, the control pins will be pulled negative. ST suggests to insert a resistor ( $R_{prot}$ ) in line to prevent the  $\mu C$  I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of  $\mu C$  and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of  $\mu C$  I/Os:

#### **Equation 2**

Calculation example:

For 
$$V_{CCpeak}$$
 = - 100V;  $I_{latchup} \ge 20mA$ ;  $V_{OH\mu C} \ge 4.5V$ 

$$5k\Omega \leq R_{prot} \leq 180k\Omega$$

Recommended values:  $R_{prot} = 10k\Omega$ ,  $C_{EXT} = 10nF$ .

### 3.4 Current sense and diagnostic

The current sense pin performs a double function (see *Figure 33: Current sense and diagnostic*):

- Current mirror of the load current in normal operation, delivering a current proportional to the load one according to a know ratio K<sub>X</sub>. The current I<sub>SENSE</sub> can be easily converted to a voltage V<sub>SENSE</sub> by means of an external resistor R<sub>SENSE</sub>. Linearity between I<sub>OUT</sub> and V<sub>SENSE</sub> is ensured up to 5V minimum (see parameter V<sub>SENSE</sub> in Table 9: Current sense (8V < VCC < 18V)). The current sense accuracy depends on the output current (refer to current sense electrical characteristics Table 9: Current sense (8V < VCC < 18V)).</p>
- Piagnostic flag in fault conditions, delivering a fixed voltage V<sub>SENSEH</sub> up to a maximum current I<sub>SENSEH</sub> in case of the following fault conditions (refer to *Table 11: Truth table*):
  - Power limitation activation
  - Over-temperature
  - Short to V<sub>CC</sub> in off state
  - Open load in off state with additional external components.

A logic level high on CS\_DIS pin sets at the same time all the current sense pins of the device in a high impedance state, thus disabling the current monitoring and diagnostic detection. This feature allows multiplexing of the microcontroller analog inputs by sharing of sense resistance and ADC line among different devices.




Figure 33. Current sense and diagnostic

### 3.4.1 Short to V<sub>CC</sub> and off state open load detection

### Short to V<sub>CC</sub>

A short circuit between  $V_{CC}$  and output is indicated by the relevant current sense pin set to  $V_{SENSEH}$  during the device off state. Small or no current is delivered by the current sense during the on state depending on the nature of the short circuit.

#### Off state open load with external circuitry

Detection of an open load in off mode requires an external pull-up resistor  $R_{PU}$  connecting the output to a positive supply voltage  $V_{PU}$ .

It is preferable  $V_{\text{PU}}$  to be switched off during the module stand-by mode in order to avoid the overall stand-by current consumption to increase in normal conditions, i.e. when load is connected.

An external pull down resistor R<sub>PD</sub> connected between output and GND is mandatory to avoid misdetection in case of floating outputs in off state (see *Figure 33: Current sense and diagnostic*).

 $R_{PD}$  must be selected in order to ensure  $V_{OUT} < V_{OLmin}$  unless pulled up by the external circuitry:

### **Equation 3**

$$V_{OUT}\big|_{\textit{Pull-up OFF}} = R_{\textit{PD}} \cdot I_{L(\textit{off }2)f} < V_{\textit{OL}\,\text{min}} = 2V$$

 $R_{PD} \le 22 \text{ K}\Omega$  is recommended.

For proper open load detection in off state, the external pull-up resistor must be selected according to the following formula:


### **Equation 4**

$$V_{OUT}\big|_{Pull-up\_ON} = \frac{R_{PD} \cdot V_{PU} - R_{PU} \cdot R_{PD} \cdot I_{L(off\ 2)r}}{R_{PU} + R_{PD}} > V_{OL\,\text{max}} = 4V$$


For the values of  $V_{OLmin}$ ,  $V_{OLmax}$ ,  $I_{L(off2)r}$  and  $I_{L(off2)f}$  see *Table 10: Openload detection* (8V < VCC < 18V).

# 3.5 Maximum demagnetization energy ( $V_{CC} = 13.5V$ )

Figure 34. Maximum turn off current versus inductance (for each channel)



C: T<sub>istart</sub> = 125°C repetitive pulse



Note: Values are generated with  $R_L = 0 \Omega$ .


In case of repetitive pulses,  $T_{jstart}$  (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

4

# 4 Package and thermal data

### 4.1 PowerSSO-24 thermal data


Figure 35. PowerSSO-24 PC board



Note:

Layout condition of  $R_{th}$  and  $Z_{th}$  measurements (PCB: Double layer, Thermal Vias, FR4 area = 77mm x 86mm, PCB thickness = 1.6mm, Cu thickness = 70 $\mu$ m (front and back side), Copper areas: from minimum pad layout to 8cm<sup>2</sup>).

Figure 36. R<sub>thj-amb</sub> vs PCB copper area in open box free air condition ( one channel ON)







Figure 37. PowerSSO-24 thermal impedance junction to ambient single pulse (one channel ON)

Equation 5: pulse calculation formula:

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp} (1 - \delta)$$

where  $\delta = t_P/T$ 

Figure 38. Thermal fitting model of a double channel had in PowerSSO-24 (a)



577

Table 15. Thermal parameters

Area/Island (cm <sup>2</sup> )	Footprint	2	8
R1 (°C/W)	0.28		
R2 (°C/W)	0.9		
R3 (°C/W)	6		
R4 (°C/W)	7.7		
R5 (°C/W)	9	9	8
R6 (°C/W)	28	17	10
R7 (°C/W)	0.28		
R8 (°C/W)	0.9		
C1 (W.s/°C)	0.001		
C2 (W.s/°C)	0.003		
C3 (W.s/°C)	0.025		
C4 (W.s/°C)	0.75		
C5 (W.s/°C)	1	4	9
C6 (W.s/°C)	2.2	5	17
C7 (W.s/°C)	0.001		
C8 (W.s/°C)	0.003		

a. The fitting model is a semplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

# 5 Package and packing information

## 5.1 ECOPACK®

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: <a href="www.st.com">www.st.com</a>. ECOPACK® is an ST trademark.

## 5.2 Package mechanical data

D A B BOTTOM VIEW

Figure 39. PowerSSO-24 package dimensions

Table 16. PowerSSO-24 mechanical data<sup>(1)</sup> (2)

0		Millimeters	
Symbol	Min.	Тур.	Max.
А			2.45
A2	2.15		2.35
a1	0		0.1
b	0.33		0.51
С	0.23		0.32
D <sup>(3)</sup>	10.10		10.50
E <sup>(3)</sup>	7.40		7.60
е		0.8	
e3		8.8	
F		2.3	
G			0.1
Н	10.1		10.5
h			0.4
k	0°		8°
L	0.6		1
0		1.2	
Q		0.8	
S		2.9	
Т		3.65	
U		1.0	
N			10°
Х	4.1		4.7
Y	6.5		7.1

<sup>1.</sup> No intrusion allowed inwards the leads.

<sup>2.</sup> Flash or bleeds on exposed die pad shall not exceed 0.5 mm per side

 <sup>&</sup>quot;D and E" do not include mold Flash or protusions. Mold Flash or protusions shall not exceed 0.15 mm per side

## 5.3 Packing information

Figure 40. PowerSSO-24 tube shipment (no suffix)





Figure 41. PowerSSO-24 tape and reel shipment (suffix "TR")



VND5E025LK-E Order codes

# 6 Order codes

Table 17. Device summary

Packago	Order codes		
Package	Tube	Tape & reel	
PowerSSO-24	VND5E025LK-E	VND5E025LKTR-E	

Revision history VND5E025LK-E

# 7 Revision history

Table 18. Document revision history

Date	Revision	Changes
17-Mar-2009	1	Initial release.
18-Sep-2013	2	Updated Disclaimer.

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

577