
Functional Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings†

| Supply Voltage+20V |
|--|
| Input Voltage $(V_{DD} + 0.3V)$ to $(GND - 5V)$ |
| Input Current (V _{IN} > V _{DD})50 mA |
| Package Power Dissipation (T _A ≤ 70°C) |
| 5-Pin TO-2201.6W |
| DFN-S Note 2 |
| PDIP730 mW |
| SOIJ750 mW |
| Package Power Dissipation ($T_A \le 25^{\circ}C$) 5-Pin TO-220 (with heatsink)12.5W |
| Thermal Impedances (to case) |
| 5-Pin TO-220 R _{θJ-C} 10°C/W |

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operation sections of the specifications is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

| Electrical Specifications: Unless otherwise noted, $T_A = +25^{\circ}C$ with $4.5V \le V_{DD} \le 18V$. | | | | | | | | | |
|---|------------------|-------------------------|-------|-------|-------|---|--|--|--|
| Parameters | Sym | Min | Тур | Max | Units | Conditions | | | |
| Input | | | | | | | | | |
| Logic '1', High-Input Voltage | V_{IH} | 2.4 | 1.8 | _ | V | | | | |
| Logic '0', Low-Input Voltage | V_{IL} | _ | 1.3 | 0.8 | V | | | | |
| Input Current | I _{IN} | –10 | _ | +10 | μΑ | $0V \le V_{IN} \le V_{DD}$ | | | |
| Output | | | | | | | | | |
| High-Output Voltage | V_{OH} | V _{DD} – 0.025 | _ | _ | V | DC test | | | |
| Low-Output Voltage | V _{OL} | _ | _ | 0.025 | V | DC test | | | |
| Output Resistance, High | R _{OH} | _ | 1.4 | _ | Ω | I _{OUT} = 10 mA, V _{DD} = 18V | | | |
| Output Resistance, Low | R _{OL} | _ | 0.9 | 1.7 | Ω | I _{OUT} = 10 mA, V _{DD} = 18V | | | |
| Peak Output Current | I _{PK} | _ | 9.0 | _ | Α | V _{DD} = 18V | | | |
| Continuous Output Current | I _{DC} | 2 | _ | _ | Α | $10V \le V_{DD} \le 18V$, $T_A = +25$ °C (TC4421/TC4422 CAT only) (Note 3) | | | |
| Latch-Up Protection Withstand Reverse Current | I _{REV} | _ | > 1.5 | _ | Α | Duty cycle ≤ 2%, t ≤ 300 µsec | | | |
| Switching Time (Note 1) | | | | | | | | | |
| Rise Time | t _R | _ | 60 | 75 | ns | Figure 4-1 , C _L = 10,000 pF | | | |
| Fall Time | t _F | _ | 60 | 75 | ns | Figure 4-1 , C _L = 10,000 pF | | | |
| Delay Time | t _{D1} | _ | 30 | 60 | ns | Figure 4-1 | | | |
| Delay Time | t _{D2} | _ | 33 | 60 | ns | Figure 4-1 | | | |
| Power Supply | | | | | | | | | |
| Power Supply Current | IS | | 0.2 | 1.5 | mA | V _{IN} = 3V | | | |
| | | | 55 | 150 | μA | V _{IN} = 0V | | | |
| Operating Input Voltage | V_{DD} | 4.5 | _ | 18 | V | | | | |

- **Note 1:** Switching times ensured by design.
 - 2: Package power dissipation is dependent on the copper pad area on the PCB.
 - 3: Tested during characterization, not production tested.

DC CHARACTERISTICS (OVER OPERATING TEMPERATURE RANGE)

| Electrical Specifications: Unless otherwise noted, over the operating temperature range with $4.5V \le V_{DD} \le 18V$. | | | | | | | | | |
|---|-----------------|-------------------------|-----|-------|-------|---|--|--|--|
| Parameters | Sym | Min | Тур | Max | Units | Conditions | | | |
| Input | | | | | | | | | |
| Logic '1', High-Input Voltage | V_{IH} | 2.4 | _ | _ | V | | | | |
| Logic '0', Low-Input Voltage | V _{IL} | _ | _ | 0.8 | V | | | | |
| Input Current | I _{IN} | -10 | _ | +10 | μA | $0V \le V_{IN} \le V_{DD}$ | | | |
| Output | | | | | | | | | |
| High-Output Voltage | V _{OH} | V _{DD} – 0.025 | _ | _ | V | DC TEST | | | |
| Low-Output Voltage | V _{OL} | _ | _ | 0.025 | V | DC TEST | | | |
| Output Resistance, High | R _{OH} | _ | 2.4 | 3.6 | Ω | I _{OUT} = 10 mA, V _{DD} = 18V | | | |
| Output Resistance, Low | R _{OL} | _ | 1.8 | 2.7 | Ω | I _{OUT} = 10 mA, V _{DD} = 18V | | | |
| Switching Time (Note 1) | | | | | | | | | |
| Rise Time | t _R | _ | 60 | 120 | ns | Figure 4-1 , C _L = 10,000 pF | | | |
| Fall Time | t _F | _ | 60 | 120 | ns | Figure 4-1 , C _L = 10,000 pF | | | |
| Delay Time | t _{D1} | _ | 50 | 80 | ns | Figure 4-1 | | | |
| Delay Time | t _{D2} | _ | 65 | 80 | ns | Figure 4-1 | | | |
| Power Supply | | | | | • | | | | |
| Power Supply Current | IS | _ | _ | 3 | mA | V _{IN} = 3V | | | |
| | | _ | _ | 0.2 | | V _{IN} = 0V | | | |
| Operating Input Voltage | V_{DD} | 4.5 | _ | 18 | V | | | | |

Note 1: Switching times ensured by design.

TEMPERATURE CHARACTERISTICS

| Electrical Specifications: Unless otherwise noted, all parameters apply with 4.5V ≤ V _{DD} ≤ 18V. | | | | | | | | | |
|--|----------------|-----|------|------|-------|---|--|--|--|
| Parameters | Sym | Min | Тур | Max | Units | Conditions | | | |
| Temperature Ranges | | | | | | | | | |
| Specified Temperature Range (C) | T _A | 0 | _ | +70 | °C | | | | |
| Specified Temperature Range (E) | T _A | -40 | _ | +85 | °C | | | | |
| Specified Temperature Range (V) | T _A | -40 | _ | +125 | °C | | | | |
| Maximum Junction Temperature | T _J | _ | _ | +150 | °C | | | | |
| Storage Temperature Range | T _A | -65 | _ | +150 | °C | | | | |
| Package Thermal Resistances | | | | | | | | | |
| Thermal Resistance, 5L-TO-220 | θ_{JA} | _ | 39.5 | _ | °C/W | | | | |
| Thermal Resistance, 8L-6x5 DFN-S | θ_{JA} | _ | 35.7 | _ | °C/W | Typical 4-layer board with vias to ground plane | | | |
| Thermal Resistance, 8L-PDIP | θ_{JA} | _ | 89.3 | _ | °C/W | | | | |
| Thermal Resistance, 8L-SOIJ | θ_{JA} | _ | 117 | _ | °C/W | | | | |

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$ with $4.5V \le V_{DD} \le 18V$.




FIGURE 2-1: Rise Time vs. Supply Voltage.




FIGURE 2-4: Fall Time vs. Supply Voltage.




FIGURE 2-2: Rise Time vs. Capacitive Load.




FIGURE 2-5: Fall Time vs. Capacitive Load.




FIGURE 2-3: Rise and Fall Times vs. Temperature.




FIGURE 2-6: Propagation Delay vs. Supply Voltage.

TC4421/TC4422

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$ with $4.5V \le V_{DD} \le 18V$.




FIGURE 2-7: Supply Current vs. Capacitive Load ($V_{DD} = 18V$).




FIGURE 2-8: Supply Current vs. Capacitive Load ($V_{DD} = 12V$).




FIGURE 2-9: Supply Current vs. Capacitive Load ($V_{DD} = 6V$).




FIGURE 2-10: Supply Current vs. Frequency ($V_{DD} = 18V$).




FIGURE 2-11: Supply Current vs. Frequency $(V_{DD} = 12V)$.




FIGURE 2-12: Supply Current vs. Frequency $(V_{DD} = 6V)$.

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$ with $4.5V \le V_{DD} \le 18V$.




FIGURE 2-13: Pro

Propagation Delay vs. Input




FIGURE 2-14: Crossover Energy vs. Supply Voltage.




FIGURE 2-15: High-State Output Resistance vs. Supply Voltage.




FIGURE 2-16: Propagation Delay vs. Temperature.




FIGURE 2-17: Quiescent Supply Current vs. Temperature.




FIGURE 2-18: Low-State Output Resistance vs. Supply Voltage.

3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

| Pin No. PDIP, SOIJ | Pin No. 6x5 DFN-S | Pin No. TO-220 | Symbol | Description |
|-----------------------|----------------------|-------------------|---------------|---|
| 1 | 1 | _ | V_{DD} | Supply input, 4.5V to 18V |
| 2 | 2 | 1 | INPUT | Control input, TTL/CMOS compatible input |
| 3 | 3 | _ | NC | No connection |
| 4 | 4 | 2 | GND | Ground |
| 5 | 5 | 4 | GND | Ground |
| 6 | 6 | 5 | OUTPUT/OUTPUT | CMOS push-pull output |
| 7 | 7 | _ | OUTPUT/OUTPUT | CMOS push-pull output |
| 8 | 8 | 3 | V_{DD} | Supply input, 4.5V to 18V |
| _ | 9 | | EP | Exposed thermal pad |
| _ | _ | TAB | V_{DD} | Thermal tab is at the V _{DD} potential |

3.1 Supply Input (V_{DD})

The V_{DD} input is the bias supply for the MOSFET driver and is rated for 4.5V to 18V with respect to the ground pin. The V_{DD} input should be bypassed to ground with a local ceramic capacitor. The value of the capacitor should be chosen based on the capacitive load that is being driven. A minimum value of 1.0 μ F is suggested.

3.2 Control Input (INPUT)

The MOSFET driver input is a high-impedance, TTL/CMOS compatible input. The input also has 300 mV of hysteresis between the high and low thresholds that prevents output glitching even when the rise and fall time of the input signal is very slow.

3.3 <u>CMOS Push-Pull Output (OUTPUT,</u> OUTPUT)

The MOSFET driver output is a low-impedance, CMOS, push-pull style output capable of driving a capacitive load with 9.0A peak currents. The MOSFET driver output is capable of withstanding 1.5A peak reverse currents of either polarity.

3.4 Ground (GND)

The ground pins are the return path for the bias current and for the high peak currents that discharge the load capacitor. The ground pins should be tied into a ground plane or have very short traces to the bias supply source return.

3.5 Exposed Thermal Pad (EP)

The exposed thermal pad of the 6x5 DFN-S package is not internally connected to any potential. Therefore, this pad can be connected to a ground plane or other copper plane on a printed circuit board to aid in heat removal from the package.

4.0 APPLICATIONS INFORMATION





FIGURE 4-1: Switching Time Test Circuits.

5.0 PACKAGING INFORMATION

5.1 **Package Marking Information**


5-Lead TO-220




8-Lead DFN-S (6x5x0.9 mm)




8-Lead SOIJ (5.28 mm)




8-Lead PDIP (300 mil)












Example



OR



Example




OR



Example



OR



Legend: XX...X Customer-specific information

Year code (last digit of calendar year) YY Year code (last 2 digits of calendar year) WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

(e3) Pb-free JEDEC designator for Matte Tin (Sn)


This package is Pb-free. The Pb-free JEDEC designator (@3) can be found on the outer packaging for this package.

Note:

In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

5-Lead Plastic Transistor Outline (AT) [TO-220]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | INCHES | | | |
|------------------------|----------------|-------------|----------|------|--|
| Di | mension Limits | MIN | NOM | MAX | |
| Number of Pins | N | | 5 | | |
| Pitch | е | | .067 BSC | | |
| Overall Pin Pitch | e1 | | .268 BSC | | |
| Overall Height | A | .140 | - | .190 | |
| Overall Width | Е | .380 | - | .420 | |
| Overall Length | D | .560 | - | .650 | |
| Molded Package Length | D1 | .330 | - | .355 | |
| Tab Length | H1 | .204 – .293 | | | |
| Tab Thickness | A1 | .020 | - | .055 | |
| Mounting Hole Center | Q | .100 | - | .120 | |
| Mounting Hole Diameter | φP | .139 | - | .156 | |
| Lead Length | L | .482 | _ | .590 | |
| Base to Bottom of Lead | A2 | .080 | - | .115 | |
| Lead Thickness | С | .012 | _ | .025 | |
| Lead Width | b | .015 | .027 | .040 | |

Notes:


- 1. Dimensions D and E do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-036B

8-Lead Plastic Dual Flat, No Lead Package (MF) – 6x5 mm Body [DFN-S]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | MILLIMETERS | | | |
|------------------------|------------|----------------|----------|------|--|
| Dimens | ion Limits | MIN | NOM | MAX | |
| Number of Pins | N | | 8 | | |
| Pitch | е | | 1.27 BSC | | |
| Overall Height | Α | 0.80 0.85 1.00 | | | |
| Standoff | A1 | 0.00 0.01 0.0 | | | |
| Contact Thickness | A3 | 0.20 REF | | | |
| Overall Length | D | 5.00 BSC | | | |
| Overall Width | Е | | 6.00 BSC | | |
| Exposed Pad Length | D2 | 3.90 | 4.00 | 4.10 | |
| Exposed Pad Width | E2 | 2.20 2.30 2.40 | | | |
| Contact Width | b | 0.35 0.40 0.48 | | | |
| Contact Length | L | 0.50 0.60 0.75 | | | |
| Contact-to-Exposed Pad | K | 0.20 | - | _ | |

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.


Microchip Technology Drawing C04-122B

8-Lead Plastic Dual Flat, No Lead Package (MF) - 6x5 mm Body [DFN-S]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN



| | MILLIMETERS | | | | |
|----------------------------|-------------|----------|------|------|--|
| Dimensi | MIN | NOM | MAX | | |
| Contact Pitch | E | 1.27 BSC | | | |
| Optional Center Pad Width | W2 | | | 2.40 | |
| Optional Center Pad Length | T2 | | | 4.10 | |
| Contact Pad Spacing | С | | 5.60 | | |
| Contact Pad Width (X8) | X1 | | | 0.45 | |
| Contact Pad Length (X8) | Y1 | | | 1.10 | |

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2122A

8-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | | | INCHES | | | |
|----------------------------|----------|------|----------|--------|--|--|--|
| Dimensio | n Limits | MIN | NOM | MAX | | | |
| Number of Pins | N | | 8 | | | | |
| Pitch | е | | .100 BSC | | | | |
| Top to Seating Plane | Α | - | _ | .210 | | | |
| Molded Package Thickness | A2 | .115 | .130 | .195 | | | |
| Base to Seating Plane | A1 | .015 | _ | _ | | | |
| Shoulder to Shoulder Width | E | .290 | .310 | .325 | | | |
| Molded Package Width | E1 | .240 | .250 | .280 | | | |
| Overall Length | D | .348 | .365 | .400 | | | |
| Tip to Seating Plane | L | .115 | .130 | .150 | | | |
| Lead Thickness | С | .008 | .010 | .015 | | | |
| Upper Lead Width | b1 | .040 | .060 | .070 | | | |
| Lower Lead Width | b | .014 | .018 | .022 | | | |
| Overall Row Spacing § | eB | - | - | .430 | | | |

Notes:


- 1. Pin 1 visual index feature may vary, but must be located with the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-018B

8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm Body [SOIJ]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-056C Sheet 1 of 2

8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm Body [SOIJ]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | MILLIMETERS | | | | |
|--------------------------|------------------|----------|----------|------|--|
| Dimension | Dimension Limits | | | MAX | |
| Number of Pins | N | | 8 | | |
| Pitch | е | | 1.27 BSC | | |
| Overall Height | Α | 1.77 | ı | 2.03 | |
| Standoff § | A1 | 0.05 | | 0.25 | |
| Molded Package Thickness | A2 | 1.75 | ı | 1.98 | |
| Overall Width | Е | 7.94 BSC | | | |
| Molded Package Width | E1 | 5.25 BSC | | | |
| Overall Length | D | | 5.26 BSC | | |
| Foot Length | L | 0.51 | ı | 0.76 | |
| Lead Thickness | С | 0.15 | ı | 0.25 | |
| Lead Width | b | 0.36 | ı | 0.51 | |
| Mold Draft Angle | Θ1 | - | | 15° | |
| Lead Angle | Θ2 | 0° | - | 8° | |
| Foot Angle | Θ3 | 0° | - 1 | 8° | |


Notes:

- 1. SOIJ, JEITA/EIAJ Standard, Formerly called SOIC
- 2. § Significant Characteristic
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.

Microchip Technology Drawing No. C04-056C Sheet 2 of 2

8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm Body [SOIJ]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | MILLIMETERS | | | |
|-------------------------|-------------|------|------|------|
| Dimension | MIN | NOM | MAX | |
| Contact Pitch | E | | | |
| Overall Width | Z1 | | | 9.00 |
| Contact Pad Spacing | C1 | | 7.30 | |
| Contact Pad Width (X8) | X1 | | | 0.65 |
| Contact Pad Length (X8) | Y1 | | | 1.70 |
| Distance Between Pads | G1 | 5.60 | | |
| Distance Between Pads | G | 0.62 | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2056C

TC4421/TC4422

NOTES:

APPENDIX A: REVISION HISTORY

Revision F (August 2013)

The following is the list of modifications:

- 1. Updated package type for 8-Pin 6x5 DFN-S in Package Types⁽¹⁾.
- 2. Updated the values in Temperature Characteristics.
- 3. Updated the markings in Section 5.0, Packaging Information.
- 4. Replaced all references to DFN and SOIC with DFN-S and SOIJ, respectively.

Revision E (December 2012)

• Added a note to each package outline drawing.

TC4421/TC4422

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NO. X | | <u>xx</u> | xxx | <u> </u> | | Exa | mples: | |
|---------------------|--------------------|--|--|------------------------------------|-------------|-----|-------------|---|
| Device Tempe Ran | | Package | Tape & Reel | PB Fre | ee | a) | TC4421CAT: | 9A High-Speed Inverting MOSFET Driver, TO-220 package, 0°C to +70°C. |
| Device: | TC4421: TC4422: | 9A High-S | Speed MOSFET Di Speed MOSFET Di | river, Non | n-Inverting | b) | TC4421ESMG: | 9A High-Speed Inverting MOSFET Driver, PB Free SOIJ package, -40°C to +85°C. |
| Temperature Range: | E = V = | = -40°C to +6 = -40°C to + | 125°C | | nly) | c) | TC4421VMF: | 9A High-Speed Inverting MOSFET Driver, DFN-S package, -40°C to +125°C. |
| Package: | MF = MF713 = | Dual, Flat, Dual, Flat, (Tape and Plastic DIF | lead (C-Temp Onl No-Lead (6x5 mm No-Lead (6x5 mm Reel) (300 mil Body), 8 IJ (208 mil Body), | n Body), 8 n Body), 8 l-lead | | a) | TC4422VPA: | 9A High-Speed Non-Inverting MOSFET Driver, PDIP package, -40°C to +125°C. |
| PB Free: | SM713 = | Plastic SO (Tape andLead-Free | IJ (208 mil Body), Reel) | | | b) | TC4422EPA: | 9A High-Speed Non-Inverting MOSFET Driver, PDIP package, -40°C to +85°C. |
| | - | = Blank | | | | c) | TC4422EMF: | 9A High-Speed Inverting MOSFET Driver, DFN-S package, -40°C to +85°C. |

TC4421/TC4422

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
 intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
 knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
 Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2002-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-62077-421-2

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277

Technical Support:

http://www.microchip.com/

support

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614

Fax: 678-957-1455

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago

Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing

Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou

Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR

Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai

Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka

Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo

Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu

Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang

Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung

Tel: 886-7-213-7828 Fax: 886-7-330-9305

Taiwan - Taipei

Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351

Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869

Fax: 44-118-921-5820

11/29/12