
### **PACKAGE/ORDERING INFORMATION**



32-Pin MLF® (MLF-32)

# Ordering Information<sup>(1)</sup>

| Part Number                    | Package<br>Type | Operating<br>Range | Package<br>Marking                       | Lead<br>Finish    |
|--------------------------------|-----------------|--------------------|--|-------------------|
| SY58024UMI                     | MLF-32          | Industrial         | SY58024U                                 | Sn-Pb             |
| SY58024UMITR <sup>(2)</sup>    | MLF-32          | Industrial         | SY58024U                                 | Sn-Pb             |
| SY58024UMG <sup>(3)</sup>      | MLF-32          | Industrial         | SY58024U with Pb-Free bar-line indicator | Pb-Free<br>NiPdAu |
| SY58024UMGTR <sup>(2, 3)</sup> | MLF-32          | Industrial         | SY58024U with Pb-Free bar-line indicator | Pb-Free<br>NiPdAu |

#### Notes:

- 1. Contact factory for die availability. Dice are guaranteed at  $T_A = 25$ °C, DC electricals only.
- 2. Tape and Reel.
- 3. Pb-Free package recommended for new designs.


#### **PIN DESCRIPTION**

| Pin Number                             | Pin Name   | Pin Function   |
|--|--|--|
| 25, 27<br>29, 31,<br>1, 3,<br>5, 7     | INA0, /INA0,<br>INA1, /INA1,<br>INB1, /INB1<br>INB0, /INB0 | Differential Signal: Each pin of this pair internally terminates with $50\Omega$ to the VT pin. The input will default to an indeterminate state if left open. See "Input Interface Application" section.  |
| 26, 30<br>2, 6                         | VTA0, VTA1,<br>VTB1, VTB0                                  | Input Termination Center-Tap: Each input terminates to this pin. The VT pin provides a center-tap for each input (IN, /IN) to a termination network for maximum interface flexibility. See "Input Interface Application" section.  |
| 32, 28,<br>8, 4                        | SELA0, SELA1,<br>SELB1, SELB0                              | Select Input: TTL/CMOS select input controls that selects inputs IN0, or IN1, for their respective banks A and B. Each input is internally connected to a $25k\Omega$ pull-up resistor and will default to a logic high state if left open.  |
| 9,24                                   | GND,<br>Exposed Pad  | Ground. Exposed pad must be connected to a ground plane that is the same potential as the device ground pins.  |
| 10,13,16,<br>17, 20, 23                | VCC  | Positive Power Supply: Bypass with $0.1\mu F  0.01\mu F $ low ESR capacitors as close to the $V_{CC}$ pins as possible.  |
| 11, 12,<br>15, 14<br>18, 19,<br>21, 22 | /QB0, QB0,<br>/QB1, QB1,<br>/QA1, QA1,<br>/QA0, QA0        | CML Differential Output Pairs: Differential buffered output copy of the selected input signal. The CML single-ended output swing is typically 400mV into $50\Omega$ or $100\Omega$ across the pair. Unused output pairs may be left floating with no impact on jitter. See "CML Output Termination" section. |

### **TRUTH TABLE**

| SELA0 | SELA1 | QA0  | QA1  | SELB0 | SELB1 | QB0  | QB1  |
|-------|-------|------|------|-------|-------|------|------|
| 0     | 0     | INA0 | INA0 | 0     | 0     | INB0 | INB0 |
| 0     | 1     | INA0 | INA1 | 0     | 1     | INB1 | INB1 |
| 1     | 0     | INA1 | INA0 | 1     | 0     | INB1 | INB0 |
| 1     | 1     | INA1 | INA1 | 1     | 1     | INB1 | INB1 |

## **FUNCTIONAL BLOCK DIAGRAM**



SY58024U Dual 2 × 2 Crosspoint Switch

# Absolute Maximum Ratings<sup>(1)</sup>

| Supply Voltage (V <sub>CC</sub> ) –0.5V to +4.0V                                |
|---|
| Input Voltage (V <sub>IN</sub> )0.5V to V <sub>CC</sub>                         |
| CML Output Voltage (V $_{\rm OUT}$ ) V $_{\rm CC}$ –1.0V to V $_{\rm CC}$ +0.5V |
| Current (V <sub>T</sub> )   |
| Source or Sink Current on VT pin±100mA  |
| Input Current (V <sub>T</sub> )   |
| Source or Sink Current on IN, /IN ±50mA   |
| Lead Temperature (soldering, 20 sec.) 260°C                                     |
| Storage Temperature (T <sub>S</sub> )65°C +150°C                                |

# Operating Ratings<sup>(2)</sup>

| Supply Voltage (V <sub>CC</sub> )                    | . +2.375V to +3.60V |
|--|---------------------|
| Ambient Temperature (T <sub>A</sub> )                | 40°C to +85°C       |
| Package Thermal Resistance <sup>(3)</sup>            |                     |
| $MLF^{\widehat{\mathbb{R}}}\left(\theta_{JA}\right)$ |                     |
| Still-Air  | 35°C/W              |
| 500lfpm  | 28°C/W              |
| $MLF^{	ext{@}}(\overset{\cdot}{\psi}_{JB})$          |                     |
| Junction-to-board resistance                         | 20°C/M              |

#### DC ELECTRICAL CHARACTERISTICS(4)

 $T_{\Delta} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}.$ 

| Symbol               | Parameter                       | Condition   | Min                  | Тур        | Max                  | Units |
|----------------------|---------------------------------|---|----------------------|------------|----------------------|-------|
| V <sub>CC</sub>      | Power Supply Voltage            | 2.5V nominal<br>3.3V nominal  | 2.375<br>3.0         | 2.5<br>3.3 | 2.625<br>3.60        | V     |
| I <sub>CC</sub>      | Power Supply Current            | $V_{CC}$ = max., current through internal 50 $\Omega$ source termination resistor included. |                      | 200        | 250                  | mA    |
| $V_{IH}$             | Input HIGH Voltage              | IN, /IN, Note 5   | V <sub>CC</sub> -1.6 |            | V <sub>CC</sub>      | V     |
| $V_{IL}$             | Input LOW Voltage               | IN, /IN   | 0                    |            | V <sub>IH</sub> −0.1 | V     |
| $V_{IN}$             | Input Voltage Swing             | IN, /IN, see Figure 1a.   | 0.1                  |            | 1.7                  | V     |
| V <sub>DIFF_IN</sub> | Differential Input Swing        | IN, /IN, see Figure 1b.   | 0.2                  |            |                      | V     |
| R <sub>IN</sub>      | IN-to-V <sub>T</sub> Resistance |   | 40                   | 50         | 60                   | Ω     |
| IN to V <sub>T</sub> |                                 |   |                      |            | 1.28                 | V     |

## LVTTL/CMOS DC ELECTRICAL CHARACTERISTICS(4)

 $V_{CC}$  = 2.5V ±5% or 3.3V ±10%;  $T_{A}$ = -40°C to 85°C

| Symbol          | Parameter          | Condition | Min  | Тур | Max | Units |
|-----------------|--------------------|-----------|------|-----|-----|-------|
| V <sub>IH</sub> | Input HIGH Voltage |           | 2.0  |     |     | V     |
| $V_{IL}$        | Input LOW Voltage  |           |      |     | 0.8 | V     |
| I <sub>IH</sub> | Input HIGH Current |           |      |     | 40  | μА    |
| I <sub>IL</sub> | Input LOW Current  |           | -300 |     |     | μΑ    |

#### Notes:

- 1. Permanent device damage may occur if ratings in the "Absolute Maximum Ratings" section are exceeded. This is a stress rating only and functional operation is not implied for conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.
- 2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
- 3. Thermal performance assumes exposed pad is soldered (or equivalent) to the device's most negative potential (GND) on the PCB. θ<sub>JA</sub> uses 4-layer in still-air, unless otherwise stated.
- 4. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.
- 5. V<sub>IH</sub> (min) not lower than 1.2V.

### CML OUTPUT DC ELECTRICAL CHARACTERISTICS(6)

 $V_{CC}$  = +3.3V ±10% or +2.5V ±5%;  $R_L$  = 100 $\Omega$  across each pair;  $T_A$  = -40°C to +85°C, unless otherwise stated.

| Symbol                | Parameter                  | Condition                        | Min                    | Тур | Max             | Units |
|-----------------------|----------------------------|----------------------------------|------------------------|-----|-----------------|-------|
| $V_{OH}$              | Output HIGH Voltage        | Q0, /Q0; Q1, /Q1                 | V <sub>CC</sub> -0.020 |     | V <sub>CC</sub> | V     |
| V <sub>OUT</sub>      | Output Voltage Swing       | Q0, /Q0; Q1, /Q1; see Figure 1a. | 325                    | 400 | 500             | mV    |
| V <sub>DIFF_OUT</sub> | Differential Voltage Swing | Q0, /Q0; Q1, /Q1; see Figure 1b. | 650                    | 800 | 1000            | mV    |
| R <sub>OUT</sub>      | Output Source Impedance    | Q0, /Q0; Q1, /Q1                 | 40                     | 50  | 60              | Ω     |

#### Notes:

6. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

#### AC ELECTRICAL CHARACTERISTICS<sup>(7)</sup>

 $V_{CC}$  = +2.5V ±5% or +3.3V ±10%;  $R_L$  = 100 $\Omega$  across each output pair;  $T_A$  = -40°C to +85°C, unless otherwise stated.

| Symbol                          | Parameter                | r  | Condition   |          | Min  | Тур | Max | Units             |
|---------------------------------|--------------------------|--|---|----------|------|-----|-----|-------------------|
| $f_{MAX}$                       | Maximum                  | Operating Frequency                          | V <sub>IN</sub> ≥ 100mV; V <sub>OUT</sub> ≥ 200mV | Clock    | 6    |     |     | GHz               |
|                                 |                          |  |   | NRZ Data | 10.7 |     |     | Gbps              |
| t <sub>pd</sub>                 | Propagation              | on Delay                                     | IN-to-Q   |          | 200  |     | 350 | ps                |
|                                 |                          |  | SEL-to-Q  |          | 100  |     | 400 | ps                |
| t <sub>SKEW</sub>               | Channel-to<br>(Within Ba | o-Channel Skew<br>nk)                        | Note 8  |          |      |     | 20  | ps                |
|                                 | Part-to-Par              | rt Skew                                      | Note 9  |          |      |     | 75  | ps                |
| t <sub>JITTER</sub>             | Clock                    | Cycle-to-Cycle Jitter                        | Note 10   |          |      |     | 1   | ps <sub>RMS</sub> |
|                                 |                          | Total Jitter                                 | Note 11   |          |      |     | 10  | ps <sub>PP</sub>  |
|                                 | Data                     | Random Jitter                                | Note 12   |          |      |     | 1   | ps <sub>RMS</sub> |
|                                 |                          | Deterministic Jitter                         | Note 13   |          |      |     | 10  | ps <sub>PP</sub>  |
|                                 |                          | Crosstalk Induced Jitter<br>Adjacent Channel | Note 14   |          |      |     | 0.7 | ps <sub>RMS</sub> |
| t <sub>r</sub> , t <sub>f</sub> | Output Ris               | e/Fall Time                                  | 20% to 80% at full swing.                         |          | 25   |     | 60  | ps                |

#### Notes:

- 7. High frequency AC-parameters are guaranteed by design and characterization.
- 8. Skew is measured between outputs of the same bank under identical transitions.
- 9. Skew is defined for two parts with identical power supply voltages at the same temperature and with no skew of the edges at the respective inputs.
- 10. Cycle-to-cycle jitter definition: The variation of periods between adjacent cycles, T<sub>n</sub>-T<sub>n-1</sub> where T is the time between rising edges of the output signal.
- 11. Total jitter definition: With an ideal clock input of frequency ≤ f<sub>MAX</sub>, no more than one output edge in 10<sup>12</sup> output edges will deviate by more than the specified peak-to-peak jitter value.
- 12. Random jitter is measured with a K28.7 comma detect character pattern, measured at 2.5Gbps-3.2Gbps.
- 13. Deterministic jitter is measured at 2.5Gbps-3.2Gbps with both K28.5 and 2<sup>23</sup>-1 PRBS pattern.
- 14. Crosstalk induced jitter is defined as the added jitter that results from signals applied to two adjacent channels. It is measured at the output while applying similar, differential clock frequencies that are asynchronous with respect to each other at inputs.

### **SINGLE-ENDED AND DIFFERENTIAL SWINGS**



Figure 1a. Single-Ended Voltage Swing

# Figure 1b. Differential Voltage Swing

### **TIMING DIAGRAM**




Figure 2a. AC Timing Diagram IN-to-Q







Figure 2b. AC Timing Diagram SEL-to-Q


### **TYPICAL OPERATING CHARACTERISTICS**

 $V_{CC}$  = 2.5V,  $V_{IN}$  = 100mV,  $T_A$  = 25°C, unless otherwise noted.











## **FUNCTIONAL CHARACTERISTICS**


 $V_{CC}$  = 2.5V,  $V_{IN}$  = 100mV,  $T_A$  = 25°C, unless otherwise noted.




TIME (50ps/div.)



TIME (50ps/div.)



TIME (100ps/div.)



TIME (600ps/div.)

#### **INPUT STAGE**




Figure 3. Simplified Differential Input Buffer

### **INPUT INTERFACE APPLICATIONS**





Figure 4a. DC-Coupled CML Input Interface

Option: may connect V<sub>T</sub> to V<sub>CC</sub>



For 3.3V, R1 =  $649\Omega$ , R2 =  $1k\Omega$ .

Figure 4b. AC-Coupled CML Input Interface





Figure 4c. DC-Coupled LVPECL Input Interface



For 2.5V,  $R_{pd}$  =  $50\Omega,\,R1$  =  $1k\Omega,\,R2$  =  $1.1k\Omega.$  For 3.3V,  $R_{pd}$  =  $100\Omega,\,R1$  =  $649\Omega,\,R2$  =  $1k\Omega.$ 

Figure 4d. AC-Coupled LVPECL Input Interface




Figure 4e. LVDS Input Interface

### **CML OUTPUT TERMINATION**

Figures 5 and Figure 6 illustrates how to terminate a CML output using both the AC-coupled and DC-coupled

configuration. All outputs of the SY58024U are  $50\Omega$  with a 16mA current source.




Figure 5. CML DC-Coupled Termination





Figure 6. CML AC-Coupled Termination


#### RELATED PRODUCT AND SUPPORT DOCUMENTATION

| Part Number | Function   | Data Sheet Link  |
|-------------|--|--|
| SY58023U    | Ultra-low Jitter 2x2 Crosspoint Switch w/CML Outputs and Internal I/O Termination      | http://www.micrel.com/product-info/products/SY58023U.shtml |
| SY58024U    | Ultra-low Jitter Dual 2x2 Crosspoint Switch w/CML Outputs and Internal I/O Termination | http://www.micrel.com/product-info/products/sy58024u.shtml |
|             | 32-MLF Manufactering Guidelines Exposed Pad Application Note                           | www.amkor.com/products/notes_papers/MLF_AppNote.pdf        |
|             | HBW Solutions  | http://www.micrel.com/product-info/as/solutions.shtml      |

## 32-PIN MicroLeadFrame® (MLF-32)









## ПМ

#### NOTE

- DIMENSIONS ARE IN MILLIMETERS.
- MAX. PACKAGE WARPAGE IS 0.05 mm.
  MAXIMUM ALLOWABE BURRS IS 0.076 mm IN ALL DIRECTIONS.
- PIN #1 ID DN TOP WILL BE LASER/INK MARKED.





PCB Thermal Consideration for 32-Pin MLF® Package (Always solder, or equivalent, the exposed pad to the PCB)

#### Package Notes:

- 1. Package meets Level 2 qualification.
- 2. All parts are dry-packaged before shipment.
- 3. Exposed pads must be soldered to a ground for proper thermal management.

#### MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL + 1 (408) 944-0800 FAX + 1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2005 Micrel, Incorporated.