
NXP Semiconductors

PF8100; PF8200

12-channel power management integrated circuit for high performance applications

Simplified application diagram 3



Ordering information 4

Table 1. Ordering information

Type number ^[1]	Package					
	Name	Description	Version			
PC33PF8100A0ES [2]		HVQFN56, plastic, thermally enhanced very thin quad; flat non-leaded	007004.04			
PC33PF8200A0ES ^[3]	HVQFN56	package, wettable flanks; 56 terminals; 0.5 mm pitch; 8 mm x 8 mm x 0.85 mm body	SOT684-21			

[1] To order parts in tape and reel, add the R2 suffix to the part number.

[2] [3] Standard part ASIL B safety part


Applications 5

- Automotive Infotainment
- · High-end consumer and industrial

PF8100_PF8200

12-channel power management integrated circuit for high performance applications

6 Internal block diagram




NXP Semiconductors

PF8100; PF8200

12-channel power management integrated circuit for high performance applications

7 Pinning information

7.1 Pinning



7.2 Pin description

Pin number	Symbol	Application description	Pin type	Min	Max	Units
1	DNC1	Do not connect	—	_	—	V
2	SW2FB	Buck 2 output voltage feedback	I	-0.3	6.0	V
3	SW1FB	Buck 1 output voltage feedback	I	-0.3	6.0	V
4	SW1IN	Buck 1 input supply	I	-0.3	6.0	V
5	SW1LX	Buck 1 switching node	0	-0.3	6.0	V
6	SW2LX	Buck 2 switching node	0	-0.3	6.0	V
7	SW2IN	Buck 2 input supply	I	-0.3	6.0	V
8	SW3IN	Buck 3 input supply	I	-0.3	6.0	V
9	SW3LX	Buck 3 switching node	0	-0.3	6.0	V
10	SW4LX	Buck 4 switching node	0	-0.3	6.0	V
11	SW4IN	Buck 4 input supply	1	-0.3	6.0	V

PF8100_PF8200

Data sheet: advance information

© NXP B.V. 2018. All rights reserved.

NXP Semiconductors

12-channel power management integrated circuit for high performance applications

Pin number	Symbol	Application description	Pin type	Min	Max	Units
12	SW4FB	Buck 4 output voltage feedback	I	-0.3	6.0	V
13	SW3FB	Buck 3 output voltage feedback	I	-0.3	6.0	V
14	TBBEN	Try Before Buy enable pin	I	-0.3	6.0	V
15	LDO10UT	LDO1 output	0	-0.3	6.0	V
16	VSELECT	LDO2 voltage select input	I	-0.3	6.0	V
17	LDO12IN	LDO1 and LDO2 input supply	I	-0.3	6.0	V
18	LDO2OUT	LDO2 output	0	-0.3	6.0	V
19	WDI	Watchdog Input from MCU	I	-0.3	6.0	V
20	EWARN	Early warning to MCU	0	-0.3	6.0	V
21	RESETBMCU	RESETBMCU open-drain output	0	-0.3	6.0	V
22	PWRON	PWRON input	I	-0.3	6.0	V
23	STANDBY	STANDBY input	I	-0.3	6.0	V
24	INTB	INTB open-drain output	0	-0.3	6.0	V
25	LDO3OUT	LDO3 output	0	-0.3	6.0	V
26	LDO3IN	LDO3 input supply	I	-0.3	6.0	V
27	LDO4IN	LDO4 input supply	I	-0.3	6.0	V
28	LDO4OUT	LDO4 output	0	-0.3	6.0	V
29	FSOB	Safety output pin	0	-0.3	6.0	V
30	SW6FB	Buck 6 output voltage feedback	I	-0.3	6.0	V
31	SW5FB	Buck 5 output voltage feedback	I	-0.3	6.0	V
32	SW5IN	Buck 5 input supply	I	-0.3	6.0	V
33	SW5LX	Buck 5 switching node	0	-0.3	6.0	V
34	SW6LX	Buck 6 switching node	0	-0.3	6.0	V
35	SW6IN	Buck 6 input supply	I	-0.3	6.0	V
36	SW7LX	Buck 7 switching node	0	-0.3	6.0	V
37	SW7IN	Buck 7 input supply	I	-0.3	6.0	V
38	SW7FB	Buck 7 output voltage feedback	I	-0.3	6.0	V
39	XINTB	External interrupt input	I	-0.3	6.0	V
40	V1P5D	1.5 V digital core supply	0	-0.3	2.0	V
41	V1P5A	1.5 V analog core supply	0	-0.3	2.0	V
42	PGOOD	PGOOD open-drain output	0	-0.3	6.0	V
43	LDO2EN	LDO2 enable pin	l	-0.3	6.0	V
44	XFAILB	External Synchronization pin	I/O	-0.3	6.0	V
45	DGND	Digital ground	GND	-0.3	0.3	V
46	LICELL	Coin cell input	I	-0.3	5.5	V
47	VSNVS	VSNVS regulator output	0	-0.3	6.0	V
48	SYNCIN	External clock input pin for synchronization	I	-0.3	6.0	V
49	SYNCOUT	Clock out pin for external part synchronization	0	-0.3	6.0	V
50	VIN	Main input voltage to PMIC	I	-0.3	6.0	V
51	AGND	Analog ground	GND	-0.3	0.3	V

Data sheet: advance information

NXP Semiconductors

PF8100; PF8200

12-channel power management integrated circuit for high performance applications

Pin number	Symbol	Application description	Pin type	Min	Мах	Units
52	AMUX	Analog multiplexer output	0	-0.3	6.0	V
53	VDDOTP	OTP selection input	I	-0.3	10	V
54	VDDIO	I/O supply voltage. Connect to voltage rail between 1.7 V and 3.3 V	I	-0.3	6.0	V
55	SCL	I ² C clock signal	I	-0.3	6.0	V
56	SDA	I ² C data signal	I/O	-0.3	6.0	V
57	EPAD	Exposed pad Connect to ground	GND	-0.3	0.3	V

8 Absolute maximum ratings

Table 3. Absolute maximum ratings

Symbol	Description	Min	Тур	Мах	Unit
VIN	Main input supply voltage [1]	-0.3	—	6.0	V
SWxVIN, LDOxVIN	Regulator input supply voltage [1]	-0.3	—	6.0	V
VDDOTP	OTP programming input supply voltage	-0.3	—	10	V
VLICELL	Coin cell voltage	-0.3	_	5.5	V

[1] Pin reliability may be affected if system voltages are above the maximum operating range of 5.5 V for extended periods of time. To minimize system reliability impact, system must not operate above 5.5 V for more than 1800 sec over the lifetime of the device.

9 ESD ratings

Table 4. ESD ratings

All ESD specifications are compliant with AEC-Q100 specification.

Symbol	Description		Min	Тур	Мах	Unit
V _{ESD}	Human Body Model	[1]	—	—	2000	V
V _{ESD}	Charge Device Model QFN package - all pins	[1]	_	_	500	V
ILATCHUP	Latch-up current		—	_	100	mA

[1] ESD testing is performed in accordance with the human body model (HBM) (CZAP = 100 pF, RZAP = 1500 Ω), and the charge device model (CDM), robotic (CZAP = 4.0 pF)

10 Thermal characteristics

Table 5. Thermal characteristics

Symbol	Description	Min	Тур	Max	Unit
T _A	Ambient operating temperature [1]	-40	—	105	°C
TJ	Junction temperature	-40	—	150	°C
T _{ST}	Storage temperature range	-40	—	150	°C
T _{PPRT}	Peak package reflow temperature	_	—	260	°C

[1] All parameters are specified up to a junction temperature of 150 °C. All parameters are tested at T_A from -40°C to 105 °C to allow headroom for self heating during operation. If higher T_A operation is required, proper thermal and loading consideration must be made to ensure device operation below the maximum T_J = 150 °C.

PF8100_PF8200
Data sheet: advance information

Symbol	Description		Min	Мах	Unit
R _{θJA}	Junction to Ambient Natural Convection Single Layer Board (1s)	[1] [2]	—	81	°C/W
R _{θJA}	Junction to Ambient Natural Convection Four Layer Board (2s2p)	[1] [2]	—	27	°C/W
R _{θJA}	Junction to Ambient Natural Convection Eight Layer Board (2s6p)		_	22	°C/W
R _{θJMA}	Junction to Ambient (@200ft/min) Single Layer Board (1s)	[1] [3]	—	66	°C/W
R _{θJMA}	Junction to Ambient (@200ft/min) Four Layer Board (2s2p)	[1] [3]	—	22	°C/W
$R_{ extsf{ heta}JB}$	Junction to Board	[4]	—	11	°C/W
$R_{\theta JC}$	Junction to Case (bottom)	[5]	—	0.6	°C/W
ΨJT	Junction to package (top)	[6]	_	1	°C/W

Table 6. QFN56 thermal resistance and package dissipation ratings

[1] Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

[2] Per JEDEC JESD51-2 with natural convection for horizontally oriented board. Board meets JESD51-9 specification for 1s or 2s2p board, respectively.

[3] Per JEDEC JESD51-6 with forced convection for horizontally oriented board. Board meets JESD51-9 specification for 1s or 2s2p board, respectively.

[4] Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

[5] Thermal resistance between the die and the solder pad on the bottom of the package. Interface resistance is ignored.

[6] Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

11 Operating conditions

Table 7. Operating conditions

Symbol	Description	Min	Тур	Мах	Unit
V _{IN}	Main input supply voltage	UVDET		5.5	V
V _{LICELL}	LICELL input voltage range		—	4.2	V

12 General description

12.1 Features

The PF8100/PF8200 is a power management integrated circuit (PMIC) designed to be the primary power management building block for NXP high-end multimedia application processors from the i.MX 8 and S32x series. It is also capable of providing power solution to the high end i.MX 6 series as well as several non-NXP processors.

- Buck regulators
 - SW1, SW2, SW3, SW4, SW5, SW6: 0.4 V to 1.8 V; 2500 mA; 2 % accuracy
 - SW7; 1.0 V to 4.1 V; 2500 mA; 2 % accuracy
 - Dynamic voltage scaling on SW1, SW2, SW3, SW4, SW5, and SW6
 - SW1, SW2 configurable as a dual phase regulator
 - SW3, SW4 configurable as a dual phase regulator
 - SW5, SW6 configurable as a dual phase regulator
 - SW1, SW2, SW3 and SW4 configurable as a quad phase regulator with up to 10 A current capability
 - VTT termination mode on SW6

© NXP B.V. 2018. All rights reserved


PF8100 PF8200

12-channel power management integrated circuit for high performance applications

- Programmable current limit
- Spread-spectrum and manual tuning of switching frequency
- LDO regulators
 - LDO1, 1.5 V to 5.0 V, 400 mA: 3 % accuracy with optional load switch mode
 - LDO2, 1.5 V to 5.0 V, 400 mA; 3 % accuracy with optional load switch mode and selectable hardware/software control
 - LDO3, 1.5 V to 5.0 V, 400 mA; 3 % accuracy with optional load switch mode
 - LDO4, 1.5 V to 5.0 V, 400 mA; 3 % accuracy with optional load switch mode
- RTC LDO/Switch supply from system supply or coin cell
 - RTC supply VSNVS 1.8 V/3.0 V/3.3 V, 10 mA
 - Battery backed memory including coin cell charger with programmable charge current and voltage
- System features
 - Fast PMIC startup
 - Advanced state machine for seamless processor interface
 - High speed I²C interface support (up to 3.4 MHz)
 - PGOOD monitor
 - User programmable standby and off modes
 - Programmable soft start sequence and power down sequence
 - Programmable regulator configuration
 - 24 channel analog multiplexer for smart system monitoring/diagnostic
- OTP (One time programmable) memory for device configuration
- · Monitoring circuit to fit ASIL B Safety level
 - Independent voltage monitoring with programmable fault protection
 - Advance thermal monitoring and protection
 - External watchdog monitoring and programmable internal watchdog counter
 - I²C CRC and write protection mechanism
 - Analog built-in self-test (ABIST)

12-channel power management integrated circuit for high performance applications

12.2 Functional block diagram



12.3 Power tree summary

The table below shows a summary of the voltage regulators in the PF8100/PF8200.

Regulator	Туре	Input supply	Regulated output range (V)	VOUT programmable step (mV)	IRATED (mA)
SW1	Buck	SW1IN	0.4 V to 1.8 V	6.25	2500
SW2	Buck	SW2IN	0.4 V to 1.8 V	6.25	2500
SW3	Buck	SW3IN	0.4 V to 1.8 V	6.25	2500
SW4	Buck	SW4IN	0.4 V to 1.8 V	6.25	2500
SW5	Buck	SW5IN	0.4 V to 1.8 V	6.25	2500
SW6	Buck	SW6IN	VTT/0.4 V to 1.8 V	6.25	2500
SW7	Buck	SW7IN	1.0 V to 4.1 V	_	2500
LDO1	Linear (P-type)	LDO12IN	1.5 V to 5.0 V	—	400

Table 8. Voltage supply summary

```
PF8100_PF8200
```

Data sheet: advance information

© NXP B.V. 2018. All rights reserved.

NXP Semiconductors

PF8100; PF8200

12-channel power management integrated circuit for high performance applications

Regulator	Туре	Input supply	Regulated output range (V)	VOUT programmable step (mV)	IRATED (mA)
LDO2	Linear (P-type)	LDO12IN	1.5 V to 5.0 V	—	400
LDO3	Linear (P-type)	LDO3IN	1.5 V to 5.0 V	—	400
LDO4	Linear (P-type)	LDO4IN	1.5 V to 5.0 V		400
VSNVS	LDO/Switch	VIN/LICELL	1.8 V/3.0 V/3.3 V	—	10

12.4 Device differences

Table 9. Device differences

Description	PF8200	PF8100	Bits not available on PF8100
 During the self-test, the device checks: The high speed oscillator circuit is operating within a maximum of 15 % tolerance A CRC is performed on the mirror registers during the self-test routine to ensure the integrity of the registers before powering up ABIST test on all voltage monitors and toggling signals 	Available	Not available	AB_SWx_OV AB_SWx_UV AB_LDOx_OVAB_LDOx_UV STEST_NOK
Fail-safe state: to lock down the system in case of critical failures cycling the PMIC on/off	Available	Not available	FS_CNT[3:0] OTP_FS_BYPASS OTP_FS_MAX_CNT[3:0] OTP_FS_OK_TIMER[2:0]
ABIST on demand	Available	Not available	AB_RUN
Active safe state: allow the FSOB to remain asserted as long as any of the non-safe conditions are present. Allow the system to be set in safe state via the FSOB pin.	Available	Not available	FSOB_ASS_NOK OTP_FSOB_ASS_EN (always 0)
Secure I ² C write: I ² C write procedure to modify registers dedicated to safety features (I ² C CRC is still available)	Available	Not available	I2C_SECURE_EN OTP_I2C_SECURE _EN (always 0) RANDOM_GEN[7:0] RANDOM_CHK[7:0]

PF8100_PF8200

13 State machine

The PF8100/PF8200 features a state of the art state machine for seamless processor interface. The state machine handles the IC start up, provides fault monitoring and reporting, and protects the IC and the system during fault conditions.




Table 10 lists the conditions for the different state machine transitions.

PF8100_PF8200
Data sheet: advance information

NXP Semiconductors

PF8100; PF8200

12-channel power management integrated circuit for high performance applications

Table 10. State machine transition definition	Table 10.	State machine	transition	definition	
---	-----------	---------------	------------	------------	--

Symbol	Description	Conditions
Transition A	Standby to run	1. (STANDBY = 0 && STANDBYINV bit = 0)
Transition A	Standby to run	2. (STANDBY = 1 && STANDBYINV bit = 1)
Transition B	Run to standby	1. (STANDBY = 1 && STANDBYINV bit = 0)
	Run to standby	2. (STANDBY = 0 && STANDBYINV bit = 1)
Transition C	System on to WD reset	1. Hard WD Reset event
Transition D	WD reset to system on	1. 30 μs delay passed && WD_EVENT_CNT < WD_MAX_ CNT
Transition E	WD reset to power down (fault)	1. WD_EVENT_CNT = WD_MAX_CNT
		Transitory off state: device pass through LP_Off to Self-Test to QPU_Off (no power up event present) 1. LPM_OFF = 1 && TBBEN = Low
		Power up event from LP_Off state 2. LPM_OFF = 0 && TBBEN = Low && (PWRON = 1 && OTP_PWRON_MODE = 0) && UVDET< VIN < VIN_OVLO (or VIN_OVLO disabled) && Tj < TSD && TRIM_NOK = 0 && OTP_NOK = 0
Transition J	LP_Off to self-test (PF8200 only)	Power up event from LP_Off state 3. LPM_OFF = 0 && TBBEN = Low && (PWRON H to L && OTP_PWRON_MODE = 1 && UVDET < VIN < VIN_OVLO (or VIN_OVLO disabled) && Tj < TSD && TRIM_NOK = 0 && OTP_NOK = 0
		Conditions: Transitory Off state to go into TBB Mode. Device pass through LP_Off to Self-Test to QPU_Off (no power up event present) 4. TBBEN = high (V1P5D)
Transition K	Solf test to ODLL Off (DE9200 antic)	1. Pass Self-Tests
	Self-test to QPU_Off (PF8200 only)	2. TBBEN = high (V1P5D)

PF8100_PF8200

12-channel power management integrated circuit for high performance applications

Symbol	Description	Conditions
		Transitory Off state: device pass through LP_Off to QPU_Off (no power up event present) 1. LPM_OFF = 1 && TBBEN = Low
Transition F	LP Off to QPU Off (PF8100 only)	Power up event from LP_Off state 2. LPM_OFF = 0 && TBBEN = Low && (PWRON = 1 && OTP_PWRON_MODE = 0) && UVDET< VIN < VIN_OVLO (or VIN_OVLO disabled) && Tj < TSD && TRIM_NOK = 0 && OTP_NOK = 0
		Power up event from LP_Off state 3. LPM_OFF =0 && TBBEN = Low && (PWRON H to L && OTP_PWRON_MODE = 1) && UVDET < VIN < VIN_OVLO (or VIN_OVLO disabled) && Tj < TSD&& TRIM_NOK = 0 && OTP_NOK = 0
		Transitory Off state: device pass through LP_Off to QPU_Off (no power up event present) 4. TBBEN = High (V1P5D)
		Transitory QPU_Off state, power on event occurs from LP_ Off state, after self-test is passed, QPU_Off is just a transitory state until power up sequence starts. 1. LPM_OFF = 0 && TBBEN = Low && TRIM_NOK = 0 && OTP_NOK = 0 && STEST_NOK=0
		Power up event from QPU_Off state 2. LPM_OFF = 1 && (PWRON = 1 && OTP_PWRON_MODE = 0) && UVDET < VIN < VIN_OVLO (or VIN_OVLO disabled && Tj < TSD && TRIM_NOK = 0 && OTP_NOK = 0 && STEST_NOK=0
Transition L	QPU_Off to power up	Power up event from QPU_Off state 3. LPM_OFF = 1 && (PWRON H to L && OTP_PWRON_MODE = 1) && UVDET < VIN < VIN_OVLO (or VIN_OVLO disabled) && Tj < TSD && TRIM_NOK = 0 && OTP_NOK = 0 && STEST_NOK=0
		Power up event from QPU_Off state 4. TBBEN = High && (PWRON = 1 && OTP_PWRON_MODE = 0) && UVDET < VIN < VIN_OVLO (or VIN_OVLO disabled && Tj < TSD && TRIM_NOK = 0 && OTP_NOK = 0 && STEST_NOK=0
		Power up event from QPU_Off state 5. TBBEN = High && (PWRON H to L && OTP_PWRON_MODE = 1) && UVDET < VIN < VIN_OVLO (or VIN_OVLO disabled) && Tj < TSD && TRIM_NOK = 0 && OTP_NOK = 0 && STEST_NOK=0
Transition M	Power up sequence to system on	1. RESETBMCU is released as part of the power up sequence

PF8100_PF8200

All information provided in this document is subject to legal disclaimers.

Data sheet: advance information

© NXP B.V. 2018. All rights reserved.

NXP Semiconductors

PF8100; PF8200

12-channel power management integrated circuit for high performance applications

Symbol	Description	Conditions
		Requested turn off event 1. OTP_PWRON_MODE = 0 && PWRON = 0
	Custom on to nonce down (turn off)	Requested turn off event 2. OTP_PWRON_MODE = 1 && (PWRON H to L && PWRON = low for t > TRESET)
Transition N	System on to power down (turn off)	Requested turn off event 3. PMIC_OFF = 1 && 500µs_Shutdown_Timer_Expired
		Protective turn off event (no PMIC fault) 4. VIN_OVLO_SDWN=1 && VIN_OVLO detected for longer than VIN_OVLO_DBNC time
		Turn off event due to PMIC fault 1. Fault Timer expired
Transition Z	System on to power down (fault)	Turn off event due to PMIC fault 2. FAULT_CNT = FAULT_MAX_CNT
		Turn off event due to PMIC fault 3. Thermal shutdown Tj > TSD
Transition O	Power down (turn off) to LP_Off	Requested turn off event moves directly to LP_Off 1. Power down sequences finished
Transition Q	Power up to power down (fault)	Power up failure 1. Failure during power up sequence
Transition R	Self-test to fail-safe transition	1. Self-tests fail 3 times && TBBEN = low
Transition S	Power down (fault) to fail-safe transition	Turn off event due to a fault condition moves to fail-safe transition 1. Power down sequence is finished
Transition U	Eail asfe transition to L.D. Off	1. FS_CNT < FS_MAX_CNT
	Fail-safe transition to LP_Off	2. OTP_FS_BYPASS = 1
Transition P	Fail-safe transition to fail-safe state (PF8200 only)	1. FS_CNT = FS_MAX_CNT && OTP_FS_BYPASS = 0

13.1 States description

13.1.1 OTP/TRIM load

Upon VIN application V1P5D and V1P5A regulators are turned on automatically. Once the V1P5D and V1P5A cross their respective POR thresholds, the fuses (for trim and OTP) are loaded into the mirror registers and into the functional I²C registers if configured by the voltage on the VDDOTP pin.

The fuse circuits have a CRC error check routine which reports and protects against register loading errors on the mirror registers. If a register loading error is detected, the corresponding TRIM_NOK or OTP_NOK flag is asserted. See <u>Section 17 "OTP/TBB and default configurations"</u> for details on handling fuse load errors.

If no fuse load errors are present, VSNVS is configured as indicated in the OTP configuration bits, and the state machine moves to the LP_OFF state.

PF8100_PF8200
Data sheet: advance information

13.1.2 LP_Off state

The LP_Off state is a low power off mode selectable by the LPM_OFF bit during the system on modes. By default, the LPM_OFF = 0 when VIN crosses the UVDET threshold, therefore the state machine stops at the LP_Off state until a valid power up event is present. When LPM_OFF= 1, the state machine transitions automatically to the QPU_Off state if no power up event has been present and waits in the QPU_Off until a valid power up event is present.

The selection of the LPM_OFF bit is based on whether prioritizing low quiescent current (stay in LP_Off) or quick power up (move to QPU_Off state).

If a power up event is started in LP_Off state with LPM_OFF = 0 and a fuse loading error is detected, the PF8100/PF8200 ignores the power up event and remains in the LP_Off state to avoid any potential damage to the system.

To be in LP_Off state, it is necessary to have VIN present. If a valid LICELL is present, but VIN is below the UVDET, the PF8100/PF8200 enters the coin cell state.

13.1.3 Self-test routine (PF8200 only)

When device transitions from the LP_Off state, it turns on all necessary internal circuits as it moves into the self-test routine and performs a self-check routine to verify the integrity of the internal circuits.

During the self-test routine the following blocks are verified:

- The high speed clock circuit is operating within a maximum of 15 % tolerance
- The output of the voltage generation bandgap and the monitoring bandgap are not more than 4 % to 12 % apart from each other
- A CRC is performed on the mirror registers during the self-test routine, to ensure the integrity of the registers before powering up
- ABIST test on all voltage monitors.

To allow for varying settling times for the internal bandgap and clocks, the self-test block is executed up to 3 times (with 2.0 ms between each test) if a failure is encountered, the state machine proceeds to the fail-safe transition.

A failure in the ABIST test is not interpreted as a self-test failure and it only sets the corresponding ABIST flag for system information. The MCU is responsible for reading the information and deciding whether it can continue with a safe operation. See <u>Section 18.1</u> <u>"System safety strategy"</u> for more information about the functional safety strategy of PF8200.

Upon a successful self-test, the state machine proceeds to the QPU_Off state.

13.1.4 QPU_Off state

The QPU_Off state is a higher power consumption off mode, in which all internal circuitry required for a power on is biased and ready to start a power up sequence.

If LPM_OFF = 1 and no turn on event is present, the device stops at the QPU_Off state, and waits until a valid turn on event is present.

In this state, if VDDIO supply is provided externally, the device is able to communicate through I²C to access and modify the mirror registers in order to operate the device in TBB mode or to program the OTP registers as described in <u>Section 17 "OTP/TBB and</u> default configurations".

PF8100_PF8200 Data sheet: advance information

By default, the coin cell charger is disabled during the QPU_Off state when VIN crosses the UVDET threshold, but it may be turned on or off in this state once it is programmed by COINCHG_OFF during the system-on states.

If a power up event is started and any of the TRIM_NOK, OTP_NOK or STEST_NOK flags are asserted, the device ignores the power up event and remains in the QPU_Off state. See <u>Section 17 "OTP/TBB and default configurations"</u> for more details on debugging a fuse loading failure.

Upon a power up event, the default configuration from OTP or hardwire is loaded into their corresponding I^2C functional register in the transition from QPU_Off to power up state.

13.1.5 Power up sequence

During the power up sequence, the external regulators are turned on in a predefined order as programmed by the default (OTP or hardwire) sequence.

If PGOOD is used as a GPO, it can also be set high as part of the power up sequence in order to allow sequencing of any external supply/device controlled by the PGOOD pin.

The RESETBMCU is also programmed as part of the power up sequence, and it is used as the condition to enter system-on states. The RESETBMCU may be released in the middle of the power up sequence, in this case, the remaining supplies in the power up continues to power up as the device is in the run state. See <u>Section 14.5.2 "Power up sequencing"</u> for details.

13.1.6 System-on states

During the system-on states, the MCU is powered and out of reset and the system is fully operational.

The system on is a virtual state composed by two modes of operations:

- · Run state
- · Standby state

Register to control the regulators output voltage, regulator enable, interrupt masks, and other miscellaneous functions can be written to or read from the functional I^2C register map during the system-on states.

13.1.6.1 Run state

If the power up state is successfully completed, the state machine transitions to the run state. In this state, RESETBMCU is released high, and the MCU is expected to boot up and set up specific registers on the PMIC as required during the system boot up process.

The run mode is intended to be used as the normal mode of operation for the system.

Each regulator has specific registers to control its output voltage, operation mode and/or enable/disable state during the run state.

By default, the VSWx_RUN[7:0] / VLDOx_RUN[3:0] registers are loaded with the data stored in the OTP_VSWx[7:0] or OTP_VLDOx[3:0] bits respectively.

SW7 uses only one global register to configure the output voltage during run or standby mode. Upon power up the VSW7[4:0] bits are loaded with the values of the OTP_VSW7[4:0].

PF8100_PF8200
Data sheet: advance information

© NXP B.V. 2018. All rights reserved.

Upon power up, if the switching regulator is part of the power up sequence, the SWx_RUN_MODE[1:0] bits will be loaded as needed by the system:

- When OTP_SYNCIN_EN = 1, default SWx_RUN_MODE at power up is always set to PWM (0b01)
- When OTP_SYNCOUT_EN = 1, default SWx_RUN_MODE at power up is always set to PWM (0b01)
- When OTP_FSS_EN = 1, default SWx_RUN_MODE at power up shall always set to PWM (0b01)
- If none of the above conditions are met, the default value of the SWx_RUN_MODE bits at power up will be set by the OTP_SW_MODE bits.

When OTP_SW_MODE = 0, the default value of the SWx_RUN_MODE bits are set to 0b11 (autoskip).

When OTP_SW_MODE = 1, the default value of the SWx_RUN_MODE bits are set to 0b01 (PWM).

If the switching regulator is not part of the power up sequence, the SWx_RUN_MODE[1:0] bits are loaded with 0b00 (OFF mode).

Likewise, if the LDO is part of the power up sequence, the LDOx_RUN_EN bit is set to 1 (enabled) by default. If the LDO is not selected as part of the power up sequence, the LDOx_RUN_EN bit is set to 0 (disabled) by default.

In a typical system, each time the processor boots up (PMIC transitions from off mode to run state), all output voltage configurations are reset to the default OTP configuration, and the MCU should configure the PMIC to its desired usage in the application.

13.1.6.2 Standby state

The standby state is intended to be used as a low power (state retention) mode of operation. In this state, the voltage regulators can be preset to a specific low power configuration in order to reduce the power consumption during system's sleep or state retention modes of operations.

The standby state is entered when the STANDBY pin is pulled high or low as defined by the STANBYINV bit. The STANDBY pin is pulled high/low by the MCU to enter/exit system low power mode. See <u>Section 14.9.2 "STANDBY"</u> for detailed configuration of the STANDBY pin.

Each regulator has specific registers to control its output voltage, operation mode and/or enable/disable state during the standby state.

By default, the VSWx_STBY[7:0] / VLDOx_STBY[3:0] registers are loaded with the data stored in the OTP_VSWx[7:0] or OTP_VLDOx[3:0] bits respectively.

Upon power up, if the switching regulator is part of the power up sequence, the SWx_STBY_MODE[1:0] bits will be loaded as needed by the system:

- When OTP_SYNCIN_EN = 1, default SWx_STBY_MODE at power up is always set to PWM (0b01)
- When OTP_SYNCOUT_EN = 1, default SWx_STBY_MODE at power up is always set to PWM (0b01)
- When OTP_FSS_EN = 1, default SWx_STBY_MODE at power up shall always set to PWM (0b01)
- If none of the conditions above are met, the default value of the SWx_STBY_MODE bits at power up will be set by the OTP_SW_MODE bits.

12-channel power management integrated circuit for high performance applications

When OTP_SW_MODE = 0, the default value of the SWx_STBY_MODE bits are set to 0b11 (autoskip).

When OTP_SW_MODE = 1, the default value of the SWx_STBY_MODE bits are set to 0b01 (PWM).

If the switching regulator is not part of the power up sequence, the SWx_STBY_MODE[1:0] bits are loaded with 0b00 (OFF mode).

Likewise, if the LDO is part of the power up sequence, the LDOx_RUN_EN bit is set to 1 (enabled) by default. If the LDO is not selected as part of the power up sequence, the LDOx_RUN_EN bit is set to 0 (disabled) by default.

Upon power up, the standby registers are loaded with the same default OTP values as the run mode. The MCU is expected to program the desired standby values during boot up.

If any of the external regulators are disabled in the standby state, the power down sequencer is engaged as described in <u>Section 14.6.2 "Power down sequencing"</u>.

13.1.7 WD_Reset

When a hard watchdog reset is present, the state machine increments the WD_EVENT_CNT[3:0] register and compares against the WD_MAX_CNT[3:0] register. If WD_EVENT_CNT[3:0] = WD_MAX_CNT[3:0], the state machine detects a cyclic watchdog failure, it powers down the external regulators and proceeds to the fail-safe transition.

If WD_EVENT_CNT[3:0] < WD_MAX_CNT[3:0], the state machine performs a hard WD reset.

A hard WD reset can be generated from either a transition in the WDI pin or a WD event initiated by the internal watchdog counter as described in <u>Section 15.11.2 "Watchdog reset behaviors"</u>.

13.1.8 Power down state

During power down state, all regulators except VSNVS are disabled as configured in the power down sequence. The power down sequence is programmable as defined in <u>Section 14.6.2 "Power down sequencing"</u>.

Two types of events may lead to the power down sequence:

- Non faulty turn off events: move directly into LP_Off state as soon as power down sequence is finalized
- Turn off events due to a PMIC fault: move to the fail-safe transition as soon as the power down sequence is finalized

13.1.9 Fail-safe transition

The fail-safe transition is entered if the PF8100/PF8200 initiates a turn off event due to a PMIC fault.

If the fail-safe transition is entered, the PF8100/PF8200 provides four FAIL bits to indicate the source of the failure:

The PU_FAIL is set to 1 when the device shuts down due to a power up failure

12-channel power management integrated circuit for high performance applications

- The WD_FAIL is set to 1 when the device shuts down due to a watchdog event counter max out
- The REG_FAIL is set to 1 when the device shuts down due to a regulator failure (fault counter maxed out or fault timer expired)
- The TSD_FAIL is set to 1 when the device shuts down due to a thermal shutdown

The value of the FAIL bits is retained as long as VIN > UVDET.

The MCU can read the FAIL bits during the system-on states in order to obtain information about the previous failure and can clear them by writing a 1 to them, provided the state machine is able to power up successfully after such failure.

In PF8200, when the state machine enters the fail-safe transition, a fail-safe counter is compared and increased, if the FS_CNT[3:0] reaches the maximum count, the device can be programmed to move directly to the fail-safe state to prevent a cyclic failure from happening.

13.1.10 Fail-safe state (PF8200 only)

The fail-safe state works as a safety lock-down upon a critical device/system failure. It is reached when the FS_CNT [3:0] = FS_MAX_CNT [3:0].

A bit is provided to enable or disable the device to enter the fail-safe state upon a cyclic failure. When the OTP_FS_BYPASS = 1, the fail-safe bypass operation is enabled and the device always move to the LP_Off state, regardless of the value of the FS_CNT[3:0]. If the OTP_FS_BYPASS = 0, the fail-safe bypass is disabled, and the device moves to the fail-safe state when the proper condition is met.

The maximum number of times the device can pass through the fail-safe transition continuously prior to moving to a fail state is programmed by the OTP_FS_MAX_CNT[3:0] bits. If the FS_MAX_CNT[3:0] = 0x00, the device moves into the fail-safe state as soon as it fails for the very first time.

If the FSOB pin is programmed to assert upon a specific fault, the FSOB pin remains asserted low during the fail-safe state if the corresponding fault is present when PF8200 reaches the fail-safe state.

The device can exit the fail-safe state only after a power cycle (VIN crossing UVDET) event is present.

To avoid reaching the fail-safe state due to isolated fail-safe transition events, the FS_CNT [3:0] is gradually decreased based on a fail-safe OK timer. The OTP_FS_OK_TIME[2:0] bits select the default time configuration for the fail-safe OK timer between 1 to 60 min.

Table 11. Fail-safe OK timer configuration				
OTP_FS_OK_TIME[2:0]	FS_CNT decrease period (min)			
000	1			
001	5			
010	10			
011	15			
100	20			
101	30			
110	45			
111	60			

Table 11. Fail-safe OK timer configuration

PF8100_PF8200

Data sheet: advance information

When the fail-safe OK timer reaches the configured time during the system-on states, the state machine decreases the FS_CNT[3:0] bits by one and starts a new count until the FS_CNT[3:0] is 0x00. The FS_CNT[3:0] may be manually cleared during the system on state if the system wants to control this counter manually.

13.1.11 Coin cell state

When VIN is not present and LICELL pin has a valid voltage, the device is placed into a coin cell state. In such state, only VSNVS remains on (if programmed to do so by the OTP_VSNVSVOTL[1:0] bits) and is expected to provide power to the SNVS domain on the MCU as long as the LICELL pin has a valid input suitable to supply the configured VSNVS output voltage.

14 General device operation

14.1 UVDET

UVDET works as the main operation threshold for the PF8100/PF8200. Crossing UVDET on the rising edge is a mandatory condition for OTP fuses to be loaded into the mirror registers and allows the main PF8100/PF8200 operation.

If VIN is below the UVDET threshold, the device remains in an unpowered state if no valid LICELL is present, or in the LICELL mode if a valid LICELL voltage is present. A 200 mV hysteresis is implemented on the UVDET comparator to set the falling threshold.

Table 12. UVDET threshold

Sym	nbol	Description	Min	Тур	Мах	Unit
UVE	DET	Rising UVDET	2.7	2.8	2.9	V
UVE	DET	Falling UVDET	2.5	2.6	2.7	V

14.2 VIN OVLO condition

The VIN_OVLO circuit monitors the main input supply of the PF8100/PF8200. When this block is enabled, the PF8100/PF8200 monitors its input voltage and can be programmed to react to an overvoltage in two ways:

- When the VIN_OVLO_SDWN = 0, the VIN_OVLO event triggers an OVLO interrupt but does not turn off the device
- When the VIN_OVLO_SDWN = 1, the VIN_OVLO event initiates a power down sequence

When the VIN_OVLO_EN = 0, the OVLO monitor is disabled and when the VIN_OVLO_EN = 1, the OVLO monitor is enabled. The default configuration of the VIN_OVLO_EN bit is set by the OTP_VIN_OVLO_EN bit in OTP. Likewise, the default value of the VIN_OVLO_SDWN bit is set by the OTP_VIN_OVLO_SDWN upon power up.

During a power up transition, if the OTP_VIN_OVLO_SDWN = 0 the device allows the external regulators to come up and the PF8100/PF8200 announces the VIN_OVLO condition through an interrupt after RESETBMCU is de-asserted. If the OTP_VIN_OVLO_SDWN = 1, the device stops the power up sequence and returns to the corresponding off mode.

12-channel power management integrated circuit for high performance applications

Debounce on the VIN_OVLO comparator is programmable to 10 μ s, 100 μ s or 1.0 ms, by the VIN_OVLO_DBNC[1:0] bits. The default value for the VIN_OVLO debounce is set by the OTP_VIN_OVLO_DBNC[1:0] bits upon power up.

Table 13. VIN_OVLO debounce configuration

VIN_OVLO_DBNC[1:0]	VIN OVLO debounce value (µs)
00	10
01	100
10	1000
11	Reserved

Table 14. VIN_OVLO specifications

Symbol	Description		Min	Тур	Мах	Unit
VIN_OVLO	VIN overvoltage lockout rising	[1]	5.6	5.8	6.0	V
VIN_OVLO_HYS	VIN overvoltage lockout hysteresis	[1]	—	—	200	mV

[1] Operating the device above the maximum VIN = 5.5 V for extended periods of time may degrade and cause permanent damage to the device.

14.3 IC startup timing with PWRON pulled up

The PF8100/PF8200 features a fast internal core power up sequence to fulfill system power up timings of 5.0 ms or less, from power application until MCU is out of reset. Such requirement needs a maximum ramp up time of 1.5 ms for VIN to cross the UVDET threshold in the rising edge.

A maximum core biasing time of 1.5 ms from VIN crossing to UVDET until the beginning of the power up sequence is ensured to allow up to 1.5 ms time frame for the voltage regulators power up sequence.

Timing for the external regulators to start up is programmed by default in the OTP fuses.

The 5.0 ms power up timing requirement is only applicable when the PWRON pin operates in level sensitive mode OTP_PWRON_MODE = 0, however turn on timing is expected to be the same for both level or edge sensitive modes after the power on event is present.

In applications using the VSNVS regulator, if VSNVS is required to reach regulation before system regulators come up, the system should use the SEQ[7:0] bits to delay the system regulators to allow enough time for VSNVS to reach regulation before the power up sequence is started.

12-channel power management integrated circuit for high performance applications




Figure 6. Startup with PWRON pulled up

Table 15. Startup timing requirements (PWRON pulled up)

Symbol	Description	Min	Тур	Max	Unit
t _{vin_rise}	Rise time of VIN from VPWR application to UVDET (system dependent)	10	—	1500	μs
t _{stest_done}	Time from VIN crossing UVDET to STEST_done going high (self-test performed and passed)	—	—	1.4	ms
t _{first}	Time from STEST_done to first slot of power up sequence	_	—	100	μs
t _{reg2reset}	Time from first regulator enabled to RESETBMCU asserted to guarantee 5.0 ms PMIC boot up	[1]	—	1.5	ms

External regulators power up sequence time (t_{req2reset}) is programmed by OTP and may be longer than 1.5 ms. However, 1.5 ms is the maximum allowed [1] time to ensure power up within 5.0 ms.

14.4 IC startup timing with PWRON pulled low during VIN application

It is possible that PWRON is held low when VIN is applied. By default, LPM OFF bit is reset to 0 upon crossing UVDET, therefore the PF8100/PF8200 remains in the LP Off state as described in Section 13.1.2 "LP_Off state". In this scenario, quiescent current in the LP_Off state is kept to a minimum. When PWRON goes high with LPM_OFF = 0, the PMIC startup is expected to take longer, since it has to enable most of the internal circuits and perform the self-test before starting a power up sequence.

Figure 7 shows startup timing with LPM_OFF = 0.

PF8100_PF8200	All information provided in this document is subject to legal disclaimers.	© NXP B.V. 2018. All rights reserved.
Data sheet: advance information	Rev. 5.0 — 1 October 2018	

12-channel power management integrated circuit for high performance applications




Table 16. Startup with PWRON driven high externally and LPM_OFF = 0

Symbol	Description	Min.	Тур.	Max.	Unit
t _{vin_rise}	Rise time of VIN from VPWR application to UVDET (system dependent)	10	—	1500	μs
t _{fuseload}	Time from VIN crossing UVDET to Fuse_ Load_done (fuse loaded correctly)	—	—	600	μs
t _{pwrup_lpm}	Time from PWRON going high to the STEST_done (self-test performed and passed)	—		700	μs
t _{first}	Time from STEST_done to first slot of power up sequence	—		100	μs
t _{reg2reset}	Time from first regulator enabled to RESETBMCU asserted to guarantee 5.0 ms PMIC boot up	[1]		1.5	ms

[1] External regulators power up sequence time (t_{reg2reset}) is programmed by OTP and may be longer than 1.5 ms.

14.5 Power up

14.5.1 Power up events

Upon a power cycle (VIN > UVDET), the LPM_OFF bit is reset to 0, therefore the device moves to the LP_Off state by default. The actual value of the LPM_OFF bit can be changed during the run mode and is maintained until VIN crosses the UVDET threshold.

PF8100_PF8200
Data sheet: advance information

12-channel power management integrated circuit for high performance applications

In either one of the off modes, the PF8100/PF8200 can be enabled by the following power up events:

- 1. When OTP_PWRON_MODE = 0, PWRON pin is pulled high.
- 2. When OTP_PWRON_MODE = 1, PWRON pin experiences a high to low transition and remains low for as long as the PWRON_DBNC timer.

A power up event is valid only if:

- VIN > UVDET
- VIN < VIN_OVLO (unless the OVLO is disabled or OTP_VIN_OVLO_SDWN = 0)
- Tj < thermal shutdown threshold
- TRIM_NOK = 0 && OTP_NOK = 0 && STEST_NOK = 0

14.5.2 Power up sequencing

The power up sequencer controls the time and order in which the voltage regulators and other controlling I/O are enabled when going from the off mode into the run state.

The OTP_SEQ_TBASE[1:0] bits set the default time base for the power up and power down sequencer.

The SEQ_TBASE[1:0] bits can be modified during the system-on states in order to change the sequencer timing during run/standby transitions as well as the power down sequence.

OTP bits OTP_SEQ_TBASE[1:0]	Functional bits SEQ_TBASE[1:0]	Sequencer time base (μs)
00	00	30
01	01	120
10	10	250
11	11	500

Table 17. Power up time base register

The power up sequence may include any of the following:

- Switching regulators
- LDO Regulators
- PGOOD pin if programmed as a GPO
- RESETBMCU

The default sequence slot for each one of these signals is programmed via the OTP configuration registers. And they can be modified in the functional I^2C register map to change the order in which the sequencer behaves during the run/standby transitions as well as the power down sequence.

The _SEQ[7:0] bits set the regulator/pin sequence from 0 to 254. Sequence code 0x00 indicates that the particular output is not part of the startup sequence and remains in off (in case of a regulator) or remains low/disabled (in case of PGOOD pin used as a GPO).

12-channel power management integrated circuit for high performance applications

Table 18. Power up sequence registers			
OTP bits OTP_SWx_SEQ[7:0]/ OTP_LDOx_SEQ[7:0]/ OTP_PGOOD_SEQ[7:0]/ OTP_RESETBMCU_SEQ[7:0]	Functional bits SWx_SEQ[7:0]/ LDOx_SEQ[7:0]/ PGOOD_SEQ[7:0]/ RESETBMCU_SEQ[7:0]	Sequence slot	Startup time (μs)
0000000	00000000	Off	Off
00000001	0000001	0	SLOT0 (right after PWRON event is valid)
0000010	00000010	1	SEQ_TBASE x SLOT1
• • •	· ·	· ·	•
1111111	11111111	254	SEQ_TBASE x SLOT254

Table 18 Power up seguence registers


If RESETBMCU is not programmed in the OTP sequence, it will be enabled by default after the last regulator programmed in the power up sequence.

When the SEQ[7:0] bits of all regulators and PGOOD used as a GPIO are set to 0x00 (off) and a power on event is present, the device moves to the run state in slave mode. In this mode, the device is enabled without any voltage regulator or GPO enabled. If the RESETBMCU is not programed in a power up sequence slot, it is released when the device enters the run state.

The slave mode is a special case of the power up sequence to address the scenario where the PF8100/PF8200 is working as a slave PMIC, and supplies are meant to be enabled by the MCU during the system operation. In this scenario, if RESETBMCU is used, it is connected to the master RESETBMCU pin.

The PWRUP I interrupt bit is asserted at the end of the power up sequence when the time slot of the last regulator in the sequence has ended.

Figure 8 provides an example of the power up/down sequence coming from the off modes.




PF8100 PF8200

Data sheet: advance information

When transitioning from standby mode to run mode, the power up sequencer is activated only if any of the external regulators is re-enabled during this transition. If none of the regulators toggle from off to on and only voltage changes are being performed when entering or exiting standby mode, the changes for the voltage regulators are made simultaneously rather than going through the power up sequencer.

<u>Figure 9</u> shows an example of the power up/down sequence when transitioning between run and standby modes.



The PWRUP_I interrupt is set while transitioning from standby to run, even if the sequencer is not used. This is used to indicate that the transition is complete and device is ready to perform proper operation.

14.6 Power down

14.6.1 Turn off events

Turn off events may be requested by the MCU (non-PMIC fault related) or due to a critical failure of the PMIC (hard fault condition).

The following are considered non-PMIC failure turn off events:

- 1. When OTP_PWRON_MODE = 0, the device starts a power down sequence when the PWRON pin is pulled low.
- 2. When OTP_PWRON_MODE = 1, the device starts a power down sequence when the PWRON pin sees a transition from high to low and remains low for longer than TRESET.
- 3. When bit PMIC_OFF is set to 1, the device starts a 500 µs shutdown timer. When the shutdown timer is started, the PF8100/PF8200 sets the SDWN_I interrupt and asserts the INTB pin provided it is not masked. At this point, the MCU can read the interrupt and decide whether to continue with the turn off event or stop it in case it was sent by mistake.

If the SDWN_I bit is cleared before the 500 µs shutdown timer is expired, the shutdown request is cancelled and the shutdown timer is reset; otherwise, if the shutdown timer is expired, the PF8100/PF8200 starts a power down sequence.

PF8100_PF8200		
Data sheet:	advance	information

12-channel power management integrated circuit for high performance applications

The PMIC_OFF bit self-clears after SDWN_I flag is cleared.

 When VIN_OVLO_EN = 1 and VIN_OVLO_SDWN = 1, and a VIN_OVLO event is present.

Turn off events due to a hard fault condition:

- 1. If an OV, UV or ILIM condition is present long enough for the fault timer to expire.
- In the event that an OV, UV or ILIM condition appears and clears cyclically, and the FAULT_CNT[3:0] = FAULT_MAX_CNT[3:0].
- 3. If the watchdog fail counter is overflown, that is WD_EVENT_CNT = WD_MAX_CNT.
- 4. When Tj crosses the thermal shutdown threshold as the temperature rises.

When the PF8100/PF8200 experience a turn off event due to a hard fault condition, the device pass through the fail-safe transition after regulators have been powered down.

14.6.2 Power down sequencing

During a power down sequence, output voltage regulators can be turned off in two different modes as defined by the PWRDWN_MODE bit.

- 1. When PWRDWN_MODE = 0, the regulators power down in sequential mode.
- 2. When PWRDWN_MODE = 1, the regulators power down by groups.

During transition from run to standby, the power down sequencer is activated in the corresponding mode. If any of the external regulators are turned off in the standby configuration. If external regulators are not turned off during this transition, the power down sequencer is bypassed and the transition happens at once (any associated DVS transitions could still take time).

The PWRDN_I interrupt is set at the end of the transition from run to standby when the last regulator has reached its final state, even if external regulators are not turned off during this transition.

14.6.2.1 Sequential power down

When the device is set to the sequential power down, it uses the same _SEQ[7:0] registers as the power up sequence to power down in reverse order.

All regulators with the _SEQ[7:0] bits set to 0x00, power down immediately and the remaining regulators power down one OTP_SEQ_TBASE[1:0] delay after, in reverse order as defined in the _SEQ[7:0] bits.

If PGOOD pin is used as a GPO, it is de-asserted as part of the power down sequence as indicated by the PGOOD_SEQ[7:0] bits.

If the MCU requires a different power down sequence, it can change the values of the SEQ_TBASE[1:0] and the _SEQ[7:0] bits during the system-on states.

When the state machine pass through any of the off modes, the contents of the SEQ_TBASE[1:0] and _SEQ[7:0] bits are reloaded with the corresponding mirror register (OTP) values before it starts the next power up sequence.

14.6.2.2 Group power down

When the device is configured to power down in groups, the regulators are assigned to a specific power down group. All regulators assigned to the same group are disabled at the same time when the corresponding group is due to be disabled.

Power down groups shut down in decreasing order starting from the lowest hierarchy group with a regulator shutting down (for instance Group 4 being the lowest hierarchy and Group 1 the highest hierarchy group). If no regulators are set to the lowest hierarchy group, the power down sequence timer starts off the next available group that contains a regulator to power down.

Each regulator has its own _PDGRP[1:0] bits to set the power down group it belongs to as shown in <u>Table 19</u>.

SWx_PDGRP[1:0] LDOx_PDGRP[1:0] PGOOD_PDGRP[1:0] RESETBMCU_PDGRP[1:0]	Description		
00	Regulator belongs to Group 4		
01	Regulator belongs to Group 3		
10	Regulator belongs to Group 2		
11	Regulator belongs to Group 1		
	SWx_PDGRP[1:0] LDOx_PDGRP[1:0] PGOOD_PDGRP[1:0] RESETBMCU_PDGRP[1:0] 00 01 10		

Table 19. Power down regulator group bits

If PGOOD pin is used as a GPO, the PGOOD_PDGRP[1:0] is used to turn off the PGOOD pin in a specific group during the power down sequence. If PGOOD pin is used in power good mode, it is recommended that the OTP_PGOOD_PDGRP bits are set to 11 to ensure the group power down sequencer does not detect these bits as part of Group 4.

Each one of power down groups have programmable time delay registers to set the time delay after the regulators in this group have been turned off, and the next group can start to power down.

OTP bits OTP_GRPx_DLY[1:0]	Functional bits GRPx_DLY[1:0]	Power down delay (μs)
00	00	120
01	01	250
10	10	500
11	11	1000

Table 20. Power down counter delay

If RESETBMCU is required to be asserted first before any of the external regulators from the corresponding group, the RESETBMCU_DLY provides a selectable delay to disable the regulators after RESETBMCU is asserted.

Table 21. Programmable delay after RESETBMCU is asserted

OTP bits OTP_RESETBMCU_DLY[1:0]	Functional bits RESETBMCU_DLY[1:0]	RESETBMCU delay (µs)
00	00	No delay
01	01	10
10	10	100
11	11	500

If RESETBMCU_DLY is set to 0x00, all regulators in the same power down group as RESETBMCU is disabled at the same time RESETBMCU is asserted.

PF8100_PF8200
Data sheet: advance information

12-channel power management integrated circuit for high performance applications




Figure 10 shows an example of the power down sequence when PWRDWN MODE = 1.

14.6.2.3 Power down delay

After a power down sequence is started, the PWRON pin shall be masked until the sequence is finished and the programmable power down delay is reached, then the device can power up again if a power-up event is present. The power down delay time can be programed on OTP via the OTP_PD_SEQ_DLY[1:0] bits.

Table 22. Power down delay selection

OTP_PD_SEQ_DLY[1:0]	Delay after power down sequence
00	No delay
01	1.5 ms
10	5.0 ms
11	10 ms

12-channel power management integrated circuit for high performance applications




Figure 11. Power down delay

The default value of the OTP_PD_SEQ_DLY[1:0] bits on an unprogrammed OTP device shall be 00.

14.7 Fault detection

Three types of faults are monitored per regulator: UV, OV and ILIM. Faults are monitored during power up sequence, run, standby and WD reset states. A fault event is notified to the MCU through the INTB pin if the corresponding fault is not masked.

The fault configuration registers are reset to their default value after the power up sequences, and system must configure them as required during the boot-up process via I^2C commands.

For each type of fault, there is an I^2C bit that is used to select whether the regulator is kept enabled or disabled when the corresponding regulator experience a fault event.

SWx_ILIM_STATE / LDOx_ILIM_STATE

- 0 = regulator disable upon an ILIM fault event
- 1 = regulator remains on upon an ILIM fault event

SWx_OV_STATE / LDOx_OV_STATE

- 0 = regulator disable upon an OV fault event
- 1 = regulator remains on upon an OV fault event

SWx_UV_STATE / LDOx_UV_STATE

- 0 = regulator disable upon an UV fault event
- 1 = regulator remains on upon an UV fault event

The table below lists all the functional bits associated with enabling/disabling the external regulators when they experience a fault.

soon as the ILIM condition is detected.


PF8100; PF8200

12-channel power management integrated circuit for high performance applications

Table 23. Regulator control during fault event bits			
Regulator	Bit to disable the regulator during current limit	Bit to disable the regulator during undervoltage	Bit to disable the regulator during overvoltage
SW1	SW1_ILIM_STATE	SW1_UV_STATE	SW1_OV_STATE
SW2	SW2_ILIM_STATE	SW2_UV_STATE	SW2_OV_STATE
SW3	SW3_ILIM_STATE	SW3_UV_STATE	SW3_OV_STATE
SW4	SW4_ILIM_STATE	SW4_UV_STATE	SW4_OV_STATE
SW5	SW5_ILIM_STATE	SW5_UV_STATE	SW5_OV_STATE
SW6	SW6_ILIM_STATE	SW6_UV_STATE	SW6_OV_STATE
SW7	SW7_ILIM_STATE	SW7_UV_STATE	SW7_OV_STATE
LDO1	LDO1_ILIM_STATE	LDO1_UV_STATE	LDO1_OV_STATE
LDO2	LDO2_ILIM_STATE	LDO2_UV_STATE	LDO2_OV_STATE
LDO3	LDO3_ILIM_STATE	LDO3_UV_STATE	LDO3_OV_STATE
LDO4	LDO4_ILIM_STATE	LDO4_UV_STATE	LDO4_OV_STATE

ILIM faults are debounced for 1.0 ms before they can be detected as a fault condition. If the regulator is programed to disable upon an ILIM condition, the regulator turns off as

OV/UV faults are debounced as programmed by the OV DB and UV DB registers, before they are detected as a fault condition. If the regulator is programmed to disable upon an OV or UV, the regulator will turn off if the fault persist for longer than 300 µs after the OV/UV fault has been detected.



PF8100_PF8200 Data sheet: advance information

12-channel power management integrated circuit for high performance applications


When a regulator is programmed to disable upon an OV, UV, or ILIM fault, a bit is provided to decide whether a regulator can return to its previous configuration or remain disabled when the fault condition is cleared.

SWx FLT REN/LDOx FLT REN

- 0 = regulator remains disabled after the fault condition is cleared or no longer present
- 1 = regulator returns to its previous state if fault condition is cleared

If a regulator is programmed to remain disabled after clearing the fault condition. the MCU can turn it back on during the system on states by toggling off and on the corresponding mode/enable bits.

When the bit SWx FLT REN = 1, if a regulator is programmed to turn off upon an OV, UV or ILIM condition, the regulator returns to its previous state 500 µs after the fault condition is cleared. If the regulator is programmed to turn off upon an ILIM condition, the device may take up to 1.0 ms to debounce the ILIM condition removal, in addition to the 500 µs wait period to re-enable the regulator.



When the LDO2 is controlled by hardware using the LDO2EN pin and programmed to turn off upon an OV, UV or ILIM fault, the LDO2 FLT REN bit still controls whether the regulator returns to its previous state or not regardless the state of the LDO2EN pin.

If LDO2 controlled by LDO2EN pin is instructed to remain disabled by the LDO2_FLT_REN bit, it recovers hardware control by modifying the LDO2_EN bits in the I²C register maps. See Section 14.9.10 "LDO2EN" for details on hardware control of LDO2 regulator.

To avoid fault cycling, a global fault counter is provided. Each time any of the external regulators encounter a fault event, the PF8100/PF8200 compares the value of the FAULT CNT[3:0] against the FAULT MAX CNT, and if it not equal, it increments the FAULT CNT[3:0] and proceeds with the fault protection mechanism.

12-channel power management integrated circuit for high performance applications

The processor is expected to read the counter value and reset it when the faults have been cleared and the device returns to a normal operation. If the processor does not reset the fault counter and it equals the FAULT_MAX_CNT[3:0] value, the state machine initiates a power down sequence.

The default value of the FAULT_MAX_CNT[3:0] is loaded from the OTP_FAULT_MAX_CNT[3:0] bits during the power up sequence.

When the FAULT_MAX_CNT[3:0] is set to 0x00, the system disables the turn-off events due to a Fault Counter maxing out.

When a regulator experiences a fault event, a fault timer is started. While this timer is in progress, the expectation is that the processor takes actions to clear the fault. For example, it could reduce its load in the event of a current limit fault, or turn off the regulator in the event of an overvoltage fault.

If the fault clears before the timer expires, the state machine resumes the normal operation, and the fault timer gets reset. If the fault does not clear before the timer expires, a power down sequence is initiated to turn off the voltage regulators.

The default value of the fault timer is set by the OTP_TIMER_FAULT[3:0], however the duration of the fault timer can be changed during the system on states by modifying the TIMER_FAULT[3:0] bits in the I^2C registers.

OTP bits OTP_TIMER_FAULT [3:0]	Functional bits TIMER_FAULT [3:0]	Timer value
		(ms)
0000	0000	1
0001	0001	2
0010	0010	4
0011	0011	8
0100	0100	16
0101	0101	32
0110	0110	64
0111	0111	128
1000	1000	256
1001	1001	512
1010	1010	1024
1011	1011	2056
1100	1100	Reserved
1101	1101	Reserved
1110	1110	Reserved
1111	1111	Disabled

Table 24. Fault timer register configuration

Each voltage regulator has a dedicated I^2C bit that is used to bypass the fault detection mechanism for each specific fault.

SWx_ILIM_BYPASS / LDOx_ILIM_BYPASS

- 0 = ILIM protection enabled
- 1 = ILIM fault bypassed

SWx_OV_BYPASS / LDOx_OV_BYPASS

PF8100_PF8200 Data sheet: advance information

12-channel power management integrated circuit for high performance applications

- 0 = OV protection enabled
- 1 = OV fault bypassed

SWx_UV_BYPASS / LDOx_UV_BYPASS

- 0 = UV protection enabled
- 1 = UV fault bypassed

Table 25. Fault bypass bits

Bit to bypass a current limit	Bit to bypass an undervoltage	Bit to bypass an overvoltage
SW1_ILIM_BYPASS	SW1_UV_BYPASS	SW1_OV_BYPASS
SW2_ILIM_BYPASS	SW2_UV_BYPASS	SW2_OV_BYPASS
SW3_ILIM_BYPASS	SW3_UV_BYPASS	SW3_OV_BYPASS
SW4_ILIM_BYPASS	SW4_UV_BYPASS	SW4_OV_BYPASS
SW5_ILIM_BYPASS	SW5_UV_BYPASS	SW5_OV_BYPASS
SW6_ILIM_BYPASS	SW6_UV_BYPASS	SW6_OV_BYPASS
SW7_ILIM_BYPASS	SW7_UV_BYPASS	SW7_OV_BYPASS
LDO1_ILIM_BYPASS	LDO1_UV_BYPASS	LDO1_OV_BYPASS
LDO2_ILIM_BYPASS	LDO2_UV_BYPASS	LDO2_OV_BYPASS
LDO3_ILIM_BYPASS	LDO3_UV_BYPASS	LDO3_OV_BYPASS
LDO4_ILIM_BYPASS	LDO4_UV_BYPASS	LDO4_OV_BYPASS
	limit SW1_ILIM_BYPASS SW2_ILIM_BYPASS SW3_ILIM_BYPASS SW4_ILIM_BYPASS SW5_ILIM_BYPASS SW6_ILIM_BYPASS SW7_ILIM_BYPASS LD01_ILIM_BYPASS LD03_ILIM_BYPASS	limitundervoltageSW1_ILIM_BYPASSSW1_UV_BYPASSSW2_ILIM_BYPASSSW2_UV_BYPASSSW3_ILIM_BYPASSSW3_UV_BYPASSSW4_ILIM_BYPASSSW4_UV_BYPASSSW5_ILIM_BYPASSSW5_UV_BYPASSSW6_ILIM_BYPASSSW6_UV_BYPASSSW7_ILIM_BYPASSSW7_UV_BYPASSLD01_ILIM_BYPASSLD01_UV_BYPASSLD02_ILIM_BYPASSLD02_UV_BYPASSLD03_ILIM_BYPASSLD03_UV_BYPASS

The default value of the OV_BYPASS, UV_BYPASS and ILIM_BYPASS bits upon power up can be configured by their corresponding OTP bits.

Bypassing the fault detection prevents the specific fault from starting any of the protective mechanism:

- · Increment the counter
- · Start the Fault timer
- Disable the regulator if the corresponding _STATE bit is 0
- OV / UV condition asserting the PGOOD pin low

When a fault is bypassed, the corresponding interrupt bit is still set and the INTB pin is asserted, provided the interrupt has not been masked.

14.7.1 Fault monitoring during power up state

An OTP bit is provided to select whether the output of the switching regulators is verified during the power up sequence and used as a gating condition to release the RESETBMCU or not.

- When OTP_PG_CHECK = 0, the output voltage of the regulators is not checked during the power up sequence and power good indication is not required to de-assert the RESETBMCU. In this scenario, the OV/UV monitors are masked until RESETBMCU is released; after this event, all regulators may start checking for faults after their corresponding blanking period.
- When OTP_PG_CHECK = 1, the output voltage of the regulators is verified during the power up sequence and a power good condition is required to release the RESETBMCU.

© NXP B.V. 2018. All rights reserved.

12-channel power management integrated circuit for high performance applications

When OTP_PG_CHECK = 1, OV and UV faults during the power up sequence are reported based on the internal PG (Power Good) signals of the corresponding external regulator. The PGOOD pin can be used as an external indicator of an OV/UV failure when the RESETBMCU is ready to be de-asserted and it has been configured in the PGOOD mode. See <u>Section 14.9.8 "PGOOD"</u> for details on PGOOD pin operation and configuration.

Regardless of the PGOOD pin configured as a power good indicator or not, the PF8100/ PF8200 masks the detection of an OV/UV failure until RESETBMCU is ready to be released, at this point the device checks for any OV/UV condition for the regulators turned on so far. If all regulators powered up before or in the same sequence slot than RESETBMCU are in regulation, RESETBMCU is de-asserted and the power up sequence can continue as shown in Figure 14.





Figure 14. Correct power up (no fault during power up)

If any of the regulators are powered up before RESETBMCU is out of regulator, RESETBMCU is not de-asserted and the power up sequence is stopped for up to 2.0 ms. If the fault is cleared and all internal PG signals are asserted within the 2.0 ms timer, RESETBMCU is de-asserted and the power up sequence continues where it stopped as shown in Figure 15.

12-channel power management integrated circuit for high performance applications



If the faulty condition is not cleared within the 2.0 ms timer, the power up sequence is aborted and the PF8100/PF8200 turn off all voltage regulators enabled so far as shown in Figure 16.






Figure 16. Power up sequencer aborted as fault persists for longer than 2.0 ms

Supplies enabled after RESETBMCU are checked for OV, UV and ILIM faults after each of them is enabled. If an OV, UV or ILIM condition is present, the PF8100/PF8200 starts a fault detection and protection mechanism as described in <u>Section 14.7 "Fault</u> <u>detection"</u>. At this point, the MCU should be able to read the interrupt and react upon a fault event as defined by the system.

When OTP_PG_CHECK=1, if PGOOD is used as a GPIO, it may be released at any time in the power up sequence as long as the RESETBMCU is released after one or more of the SW or LDO regulators.

If a regulator fault occurs after RESETBMCU is de-asserted but before the power up sequence is finalized, the power up sequence continues to turn on the remaining regulators as configured, even if a fault detection mechanism is active on an earlier regulator.

14.8 Interrupt management

The MCU is notified of any interrupt through the INTB pin and various interrupt registers.

The interrupt registers are composed by three types of bits to help manage all the interrupt requests in the PF8100/PF8200:

- The interrupt latch XXXX_I: this bit is set when the corresponding interrupt event occurs. It can be read at any time, and is cleared by writing a 1 to the bit.
- The mask bit XXXX_M: this bit controls whether a given interrupt latch pulls the INTB pin low or not.
- When the mask bit is 1, the interrupt latch does not control the INTB pin.

© NXP B.V. 2018. All rights reserved.

12-channel power management integrated circuit for high performance applications

- When the mask bit is 0, INTB pin is pulled low as long as the corresponding latch bit is set.
- The sense bit XXXX_S: if available, the sense bit provides the actual status of the signal triggering the interrupt.

The INTB pin is a reflection of an "OR" logic of all the interrupt status bits which control the pin.

Interrupts are stored in two levels on the interrupts registers. At first level, the SYS_INT register provides information about the Interrupt register that originated the interrupt event.

The corresponding SYS_INT bits will be set as long as the INTB pin is programmed to assert with any of the interrupt bits of the respective interrupt registers.

- STATUS1_I: this bit is set when the interrupt is generated within the INT STATUS1 register
- STATUS2_I: this bit is set when the interrupt is generated within the INT STATUS2 register
- MODE_I: this bit is set when the interrupt is generated within the SW MODE INT register
- ILIM_I: this bit is set when the interrupt is generated within any of the SW ILIM INT or LDO ILIM INT registers
- UV_I: this bit is set when the interrupt is generated within any of the SW UV INT or LDO UV INT registers
- OV_I: this bit is set when the interrupt is generated within any of the SW OV INT or LDO OV INT registers
- PWRON_I: this bit is set when the interrupt is generated within the PWRON INT register
- EWARN_I: is set when an early warning event occurs to indicate an imminent shutdown

The SYS_INT bits are set when the INTB pin is asserted by any of the second level interrupt bits that have not been masked in their corresponding mask registers. When the second level interrupt bit is cleared, the corresponding first level interrupt bit on the SYS_INT register will be cleared automatically.

The INTB pin will remain asserted if any of the first level interrupt bit is set, and it will be de-asserted only when all the unmasked second level interrupts are cleared and thus all the first level interrupts are cleared as well.

At second level, the remaining registers provide the exact source for the interrupt event.

<u>Table 26</u> shows a summary of the interrupt latch, mask and sense pins available on the PF8100/PF8200.

INT STATUS1SDWN_IFREQ_RDY_ICRC_IPWRUP_IPWRDN_IXINTB_IFSOB_IINT MASK1SDWN_MFREQ_RDY_MCRC_MPWRUP_MPWRDN_MXINTB_MFSOB_MYINT SENSE1XINTB_SFSOB_SYTHERM INTWDI_IFSYNC_FLT_ITHERM_155_ITHERM_140_ITHERM_125_ITHERM_110_ITHERM_95_IYTHERM MASKWDI_SFSYNC_FLT_STHERM_155_MTHERM_140_MTHERM_125_MTHERM_110_MTHERM_95_MY						
INT MASK1SDWN_MFREQ_RDY_MCRC_MPWRUP_MPWRDN_MXINTB_MFSOB_MYINT SENSE1XINTB_SFSOB_SYTHERM INTWDI_IFSYNC_FLT_ITHERM_155_ITHERM_140_ITHERM_125_ITHERM_110_ITHERM_95_IYTHERM MASKWDI_MFSYNC_FLT_MTHERM_155_MTHERM_140_MTHERM_125_MTHERM_110_MTHERM_95_MYTHERM SENSEWDI_SFSYNC_FLT_STHERM_155_STHERM_140_STHERM_125_STHERM_110_STHERM_95_SY	BIT0					
INT SENSE1NITB_SFSOB_SNTHERM INTWDI_IFSYNC_FLT_ITHERM_155_ITHERM_140_ITHERM_125_ITHERM_110_ITHERM_95_ITTHERM MASKWDI_MFSYNC_FLT_MTHERM_155_MTHERM_140_MTHERM_125_MTHERM_110_MTHERM_95_MTTHERM SENSEWDI_SFSYNC_FLT_STHERM_155_STHERM_140_STHERM_125_STHERM_110_STHERM_95_ST	VIN_OVLO_I					
THERM INT WDI_I FSYNC_FLT_I THERM_155_I THERM_140_I THERM_125_I THERM_110_I THERM_95_I 1 THERM MASK WDI_M FSYNC_FLT_M THERM_155_M THERM_140_M THERM_125_M THERM_110_M THERM_95_M 1 THERM SENSE WDI_S FSYNC_FLT_S THERM_155_S THERM_140_S THERM_125_S THERM_110_S	VIN_OVLO_M					
THERM MASK WDI_M FSYNC_FLT_M THERM_155_M THERM_140_M THERM_125_M THERM_110_M THERM_95_M THERM_95_M THERM SENSE WDI_S FSYNC_FLT_S THERM_155_S THERM_140_S THERM_125_S THERM_110_S THERM_110_S THERM_95_S THERM_95_S	VIN_OVLO_S					
THERM SENSE WDI_S FSYNC_FLT_S THERM_155_S THERM_140_S THERM_125_S THERM_110_S THERM_95_S	THERM_80_I					
	THERM_80_M					
SW MODE INT	THERM_80_S					
	SW1_MODE_I					
SW MODE MASK SW7_MODE_M SW6_MODE_M SW5_MODE_M SW4_MODE_M SW3_MODE_M SW2_MODE_M SW2_M SW2_MODE_M SW2_MODE_M SW2_MODE_M SW2_M SW2_M SW2_MODE_M SW2_M SW2_M SW2_MODE_M SW2_M SW2	SW1_MODE_M					

Table 26. Interrupt registers

PF8100_PF8200

All information provided in this document is subject to legal disclaimers.

NXP Semiconductors

12-channel power management integrated circuit for high performance applications

Register name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
SW ILIM INT		SW7_ILIM_I	SW6_ILIM_I	SW5_ILIM_I	SW4_ILIM_I	SW3_ILIM_I	SW2_ILIM_I	SW1_ILIM_I
SW ILIM MASK	_	SW7_ILIM_M	SW6_ILIM_M	SW5_ILIM_M	SW4_ILIM_M	SW3_ILIM_M	SW2_ILIM_M	SW1_ILIM_M
SW ILIM SENSE	_	SW7_ILIM_S	SW6_ILIM_S	SW5_ILIM_S	SW4_ILIM_S	SW3_ILIM_S	SW2_ILIM_S	SW1_ILIM_S
LDO ILIM INT	_	_	_	_	LDO4_ILIM_I	LDO3_ILIM_I	LDO2_ILIM_I	LDO1_ILIM_I
LDO ILIM MASK	_	_	_	-	LDO4_ILIM_M	LDO3_ILIM_M	LDO2_ILIM_M	LDO1_ILIM_M
LDO ILIM SENSE	—	—	_	-	LDO4_ILIM_S	LDO3_ILIM_S	LDO2_ILIM_S	LDO1_ILIM_S
SW UV INT	—	SW7_UV_I	SW6_UV_I	SW5_UV_I	SW4_UV_I	SW3_UV_I	SW2_UV_I	SW1_UV_I
SW UV MASK	-	SW7_UV_M	SW6_UV_M	SW5_UV_M	SW4_UV_M	SW3_UV_M	SW2_UV_M	SW1_UV_M
SW UV SENSE	-	SW7_UV_S	SW6_UV_S	SW5_UV_S	SW4_UV_S	SW3_UV_S	SW2_UV_S	SW1_UV_S
SW OV INT	—	SW7_OV_I	SW6_OV_I	SW5_OV_I	SW4_OV_I	SW3_OV_I	SW2_OV_I	SW1_OV_I
SW OV MASK	—	SW7_OV_M	SW6_OV_M	SW5_OV_M	SW4_OV_M	SW3_OV_M	SW2_OV_M	SW1_OV_M
SW OV SENSE	—	SW7_OV_S	SW6_OV_S	SW5_OV_S	SW4_OV_S	SW3_OV_S	SW2_OV_S	SW1_OV_S
LDO UV INT	—	-	-	—	LDO4_UV_I	LDO3_UV_I	LDO2_UV_I	LDO1_UV_I
LDO UV MASK	—	-	-	—	LDO4_UV_M	LDO3_UV_M	LDO2_UV_M	LDO1_UV_M
LDO UV SENSE	—	-	-	—	LDO4_UV_S	LDO3_UV_S	LDO2_UV_S	LDO1_UV_S
LDO OV INT	—	-	_	-	LDO4_OV_I	LDO3_OV_I	LDO2_OV_I	LDO1_OV_I
LDO OV MASK	—	-	_	-	LDO4_OV_M	LDO3_OV_M	LDO2_OV_M	LDO1_OV_M
LDO OV SENSE	—	-	_	-	LDO4_OV_S	LDO3_OV_S	LDO2_OV_S	LDO1_OV_S
PWRON INT	BGMON_I	PWRON_8S_I	PWRON_4S_I	PRON_3S_I	PWRON_2S_I	PWRON_1S_I	PWRON_REL_I	PWRON_PUSH_I
PWRON MASK	BGMON_M	PWRON_8S_M	PWRON_4S_M	PRON_3S_M	PWRON_2S_M	PWRON_1S_M	PWRON_REL_M	PWRON_PUSH_ M
PWRON SENSE	BGMON_S	—	_	—	—	—	—	PWRON_S
SYS INT	EWARN_I	PWRON_I	OV_I	UV_I	ILIM_I	MODE_I	STATUS2_I	STATUS1_I

14.9 I/O interface pins

The PF8100/PF8200 PMIC is fully programmable via the I²C interface. Additional communication between MCU, PF8100/PF8200 and other companion PMIC is provided by direct logic interfacing including INTB, RESETBMCU, PGOOD, among other pins.

12-channel power management integrated circuit for high performance applications




Table 27. I/O electr	rical specifications				
Symbol	Description	Min	Тур	Мах	Unit
PWRON_VIL	PWRON low input voltage	—	—	0.4	V
PWRON_VIH	PWRON high input voltage	1.4	—	5.5	V
STANDBY_ VIL	STANDBY low input voltage	—	—	0.4	V
STANDBY_ V _{IH}	STANDBY high input voltage	1.4	—	5.5	V
RESETBMCU_V _{OL}	RESETBMCU low output voltage 10 mA load current	0	_	0.4	V
INTB_V _{OL}	INTB low output voltage 10 mA load current	0	_	0.4	V
XINTB_V _{IL}	XINTB low input voltage	—	_	0.3*VDDIO	V
XINTB_V _{IH}	XINTB high input voltage	0.7*VDDIO	—	5.5	V
R _{XINTB_PU}	XINTB internal pullup resistance	0.475	1.0		MΩ
WDI_V _{IL}	WDI low input voltage	—	—	0.3*VDDIO	V
WDI_V _{IH}	WDI high input voltage	0.7*VDDIO	_	5.5	V
R _{WDI_PD}	WDI internal pull down resistance	0.475	1.0		MΩ
EWARN_V _{OH}	EWARN high output voltage 2.0 mA load current	VDDIO – 0.5	_	VDDIO	V
PGOOD_V _{OL}	PGOOD low output voltage 10 mA load current	0	_	0.4	V
VSELECT_VIL	VSELECT low input voltage	_	-	0.3*VDDIO	V
VSELECT_V _{IH}	VSELECT high input voltage	0.7*VDDIO	_	5.5	V
R _{VSELECT_PD}	VSELECT internal pull down resistance	0.475	1.0	—	MΩ

PF8100_PF8200

All information provided in this document is subject to legal disclaimers.

12-channel power management integrated circuit for high performance applications

Symbol	Description	Min	Тур	Max	Unit
LDO2EN_V _{IL}	LDO2EN low input voltage	—	—	0.3*VDDIO	V
LDO2EN_ V _{IH}	LDO2EN high input voltage	0.7*VDDIO	—	5.5	V
R _{LDO2EN_PD}	LDO2EN internal pull down resistance	0.475	1.0		MΩ
TBBEN_ VIL	TBBEN low input voltage	—	—	0.4	V
TBBEN_ V _{IH}	TBBEN high input voltage	1.4	—	5.5	V
R _{TBBEN_PD}	TBBEN internal pull down resistance	0.475	1.0	—	ΜΩ
XFAILB_V _{IL}	XFAILB low input voltage	—	—	0.4	V
XFAILB_V _{IH}	XFAILB high input voltage	1.4	—	5.5	V
XFAILB_V _{OH}	XFAILB high output voltage Pulled-up to V1P5A	V1P5A – 0.5	-		V
XFAILB_V _{OL}	XFAILB low output voltage 10 mA load current	0	-	0.4	V
FSOB_V _{OL}	FSOB low output voltage -10 mA	0	_	0.4	V
SCL_VIL	SCL low input voltage	—	_	0.3*VDDIO	V
SCL_V _{IH}	SCL high input voltage	0.7*VDDIO	_	VDDIO	V
SDA_V _{IL}	SDA low input voltage	—	_	0.3*VDDIO	V
SDA_V _{IH}	SDA high input voltage	0.7*VDDIO	_	VDDIO	V
SDA_V _{OL}	SDA low output voltage -20 mA load current	0	_	0.4	V

14.9.1 **PWRON**

PWRON is an input signal to the IC that acts as a power up event signal in the PF8100/ PF8200.

The PWRON pin has two modes of operations as programed by the OTP_PWRON_MODE bit.

When OTP_PWRON_MODE = 0 the PWRON pin operates in level sensitive mode. In this mode, the device is in the corresponding off mode when the PWRON pin is pulled low. Pulling the PWRON pin high is a necessary condition to generate a power on event.

PWRON may be pulled up to VSNVS or VIN with an external 100 k Ω resistor if device is intended to come up automatically with VIN application. See <u>Section 14.5 "Power up"</u> for details on power up requirements.

When OTP_PWRON_MODE = 1, the PWRON pin operates in edge sensitive mode. In this mode, PWRON is used as an input from a push button connected to the PMIC.

When the switch is not pressed, the PWRON pin is pulled up to VIN externally through a 100 k Ω resistor. When the switch is pressed, the PWRON pin should be shorted to ground. The PWRON_S bit is high whenever the PWRON pin is at logic 0 and is low whenever the PWRON pin is at logic 1.

The PWRON pin has a programmable debounce on the rising and falling edges as shown below.

12-channel power management integrated circuit for high performance applications

Table 28. PWRON debounce configuration in edge detection mode

Jan Barren and San							
Bits	Value	Falling edge debounce (ms)	Rising edge debounce (ms)				
PWRON_DBNC[1:0]	00	32	32				
PWRON_DBNC[1:0]	01	32	32				
PWRON_DBNC[1:0]	10	125	32				
PWRON_DBNC[1:0]	11	750	32				

The default value for the power on debounce is set by the OTP_PWRON_DBNC[1:0] bits.

Pressing the PWRON switch for longer than the debounce time starts a power on event as well as generate interrupts which the processor may use to initiate PMIC state transitions.

During the system-on states, when the PWRON button is pushed (logic 0) for longer than the debounce setting, the PWRON_PUSH_I interrupt is generated. When the PWRON button is released (logic 1) for longer than the debounce setting, the PWRON_REL_I interrupt is generated.

The PWRON_1S_I, PWRON_2S_I, PWRON_3S_I, PWRON_4S_I and PWRON_8S_I interrupts are generated when the PWRON pin is held low for longer than 1s, 2s, 3s, 4s and 8s respectively.

If PWRON_RST_EN = 1, pressing the PWRON for longer than the delay programmed by TRESET[1:0] forces a PMIC reset. A PMIC reset initiates a power down sequence, wait for 30 μ s to allow all supplies to discharge and then it powers back up with the default OTP configuration.

If PWRON_RST_EN = 0, the device starts a turn off event after push button is pressed for longer than TRESET[1:0].

Table 20. Theorem set of the set					
TRESET[1:0]	Time to reset				
00	2 sec				
01	4 sec				
10	8 sec				
11	16 sec				

Table 29. TRESET configuration

The default value of the TRESET delay is programmable through the OTP_TRESET[1:0] bits.

14.9.2 **STANDBY**

STANDBY is an input signal to the IC, when this pin is asserted, the device enters the standby mode and when de-asserted, the part exits standby mode.

STANDBY can be configured as active high or active low using the STANDBYINV bit.

Table 30. Standby pin polarity control

STANDBY (pin)	STANDBYINV (I ² C bit)	STANDBY control
0	0	Not in standby mode
0	1	In standby mode
1	0	In standby mode

PF8100_PF8200

12-channel power management integrated circuit for high performance applications

STANDBY (pin)	STANDBYINV (I ² C bit)	STANDBY control
1	1	Not in standby mode

14.9.3 RESETBMCU

RESETBMCU is an open-drain, active low output used to bring the processor (and peripherals) in and out of reset.

The time slot RESETBMCU is de-asserted during the power up sequence is programmed by the OTP_RESETBMCU_SEQ[7:0] bits, and it is a condition to enter the system-on states.

During the system-on states, the RESETBMCU is de-asserted (pulled high), and it is asserted (pulled low) as indicated in the power down sequence, when a system power down or reset is initiated.

In the application, RESETBMCU can be pulled up to VDDIO or VSNVS by a 100 $\mbox{k}\Omega$ external resistor.

14.9.4 INTB

INTB is an open-drain, active low output. This pin is asserted (pulled low) when any interrupt occurs, provided that the interrupt is not masked.

INTB is de-asserted after the corresponding interrupt latch is cleared by software, which requires writing a "1" to the interrupt bit.

An INTB_TEST bit is provided to allow a manual test of the INTB pin. When INTB_TEST is set to 1, the interrupt pin asserts for 100 μ s and then de-asserts to its normal state. The INTB_TEST bit self-clears to 0 automatically after the test pulse is generated.

In the application, INTB can be pulled up to VDDIO with an external 100 k Ω resistor.

14.9.5 XINTB

XINTB is an input pin used to receive an external interrupt and trigger an interrupt event on the PF8100/PF8200. It is meant to interact with the INTB pin of a companion PMIC, in order to simplify MCU interaction to identify the source of the interrupt.

A high to low transition on the XINTB pin sets the XINTB_I interrupt bit and causes the INTB to be asserted, provided the interrupt is not masked.

The XINTB_S bit follows the actual status of the XINTB pin even when the XINTB_I has been cleared or the interrupt has been masked.

This pin is internally pulled up to VDDIO with a 1.0 M Ω resistors, therefore it can be left unconnected when the XINTB is not used.

14.9.6 WDI

WDI is an input pin to the PF8100/PF8200 and is intended to operate as an external watchdog monitor.

When the WDI pin is connected to the watchdog output of the processor, this pin is used to detect a pulse to indicate a watchdog event is requested by the processor. When the WDI pin is asserted, the device starts a watchdog event to place the PMIC outputs in a default known state.

PF8100_PF8200
Data sheet: advance information

© NXP B.V. 2018. All rights reserved.

The WDI pin is monitored during the system on states. In the off modes and during the power up sequence, the WDI pin is masked until RESETBMCU is de-asserted.

The WDI can be configured to assert on the rising or the falling edge using the OTP_WDI_INV bit.

- When OTP_WDI_INV = 0, the device starts a WD event on the falling edge of the WDI.
- When OTP_WDI_INV = 1, the device starts a WD event on the rising edge of the WDI.

A 10 μ s debounce filter is implemented on either rising or falling edge detection to prevent false WDI signals to start a watchdog event.

The OTP_WDI_MODE bit allows the WDI pin to react in two different ways:

- When OTP WDI MODE = 1, a WDI asserted performs a hard WD reset.
- When OTP_WDI_MODE = 0, a WDI asserted performs a soft WD reset.

The WDI_STBY_ACTIVE bit allows the WDI pin to generate a watchdog event during the standby state.

- When WDI_STBY_ACTIVE = 0, asserting the WDI will not generate a watchdog event during the standby state.
- When WDI_STBY_ACTIVE = 1, asserting the WDI will start a watchdog event during the standby state.

The OTP_WDI_STBY_ACTIVE is used to configure whether the WDI is active in the standby state or not by default upon power up.

See <u>Section 15.11 "Watchdog event management"</u> for details on watchdog event.

14.9.7 EWARN

EWARN is an active high output, used to notify that an imminent power failure is about to occur. It should be pulled down to GND by a 100 K Ω resistor.

When a power down is initiated due to a fault, the EWARN pin is asserted before the device starts powering down as defined by the EWARN_TIME[1:0] bits in order to allow the system to prepare for the imminent shutdown.

The following faults cause the EWARN pin to be asserted:

- Fault timer expired
- FAULT_CNT = FAULT_MAX_CNT
- Thermal Shutdown t_J > TSD
- VIN_OVLO event when VIN_OVLO_SDWN=1

Table 31. EWARN time configuration

OTP_EWARN_TIME[1:0]	EWARN delay time				
00	100 µs				
01	5.0 ms				
10	20 ms				
11	50 ms				

When the EWARN pin is asserted, an interrupt will be generated and the EWARN_I bit will be set to announce to the system of an imminent shutdown event.

In the off modes, EWARN remains de-asserted (pulled low).

In the event of a power loss (VIN removed), the EWARN pin is asserted upon crossing the V_{WARNTH} threshold to notify to the processor that VIN may be lost and allow some time to prepare for the power loss.

Table 32	Farly	warning	threshold
	Larry	warning	linesiioiu

Symbol	Description	Min	Тур	Мах	Unit
V _{WARNTH}	Early warning threshold	2.7	2.8	2.9	V

14.9.8 PGOOD

PGOOD is an open drain output programmable as a Power Good indicator pin or GPO. In the application, PGOOD can be pulled up to VDDIO with a 100 k Ω resistor.

When OTP_PG_ACTIVE = 0, the PGOOD pin is used as a general purpose output.

As a GPO, during the run state, the state of the pin is controlled by the RUN_PG_GPO bit in the functional I^2C registers:

- When RUN_PG_GPO = 1, the PGOOD pin is high
- When RUN_PG_GPO = 0, the PGOOD pin is low

During the standby state, the state of the pin is controlled by the STBY_PG_GPO bit in the functional I²C registers:

- When STBY_PG_GPO = 1, the PGOOD pin is high
- When STBY_PG_GPO = 0, the PGOOD pin is low

When used as a GPO, the PGOOD pin can be enabled high as part of the power up sequence as programmed by the OTP_SEQ_TBASE[1:0] and the OTP_PGOOD_SEQ[7:0] bits. If enabled as part of the power up sequence, both the RUN_PG_GPO and STBY_PG_GPO bits are loaded with 1, otherwise they are loaded with 0 upon power up.

When OTP_PG_ACTIVE = 1, the PGOOD pin is in Power good (PG) mode and it acts as a PGOOD indicator for the selected output voltages in the PF8100/PF8200.

There is an individual PG monitor for every regulator. Each monitor provide an internal PG signal that can be selected to control the status of the PGOOD pin upon an OV or UV condition when the corresponding SWxPG_EN / LDOxPG_EN bits are set. The status of the PGOOD pin is a logic AND function of the internal PG signals of the selected monitors.

- When the PG_EN = 1, the corresponding regulator becomes part of the AND function that controls the PGOOD pin.
- When the PG_EN = 0, the corresponding regulator does not control the status of the PGOOD pin.

The PGOOD pin is pulled low when any of the selected regulator outputs falls above or below the programmed OV/UV thresholds and a corresponding OV/UV interrupt is generated. If the faulty condition is removed, the corresponding OV_S/UV_S bit goes low to indicate the output is back in regulation, however, the interrupt remains latched until it is cleared.

The actual condition causing the interrupt (OV, UV) can be read in the fault interrupt registers. For more details on handling interrupts, see <u>Section 14.8 "Interrupt management"</u>.

When a particular regulator is disabled (via OTP, or I²C, or by change in state of PMIC such as going to standby mode), it no longer controls the PGOOD pin.

PF8100_PF8200

12-channel power management integrated circuit for high performance applications

In the Off mode and during the power up sequence, the PGOOD pin is held low until RESETBMCU is ready to be released, at this point, the PG monitors are unmasked and the PGOOD pin is released high if all the internal PG monitors are in regulation. In the event that one or more outputs are not in regulation by the time RESETBMCU is ready to de-assert, the PGOOD pin is held low and the PF8100/PF8200 performs the corresponding fault protection mechanism as described in <u>Section 14.7.1 "Fault monitoring during power up state"</u>.

14.9.9 **VSELECT**

VSELECT is an input pin used to select the output voltage of LDO2 when bit VSELECT_EN = 1.

- When VSELECT pin is low, the LDO2 output is programmed to 3.3 V.
- When VSELECT pin is high, the LDO2 output is programmed to 1.8 V.

When VSELECT_EN = 0, the output of LDO2 is given by the VLDO2_RUN[3:0] bits.

When the PF8100/PF8200 is in the standby mode, the output voltage of LDO2 follows the configuration as selected by the VLDO2_STBY[3:0] bits, regardless of the value of VSELECT_EN bit.

The default value of the VSELECT_EN bit is programmed by the OTP_VSELECT_EN bit in the OTP fuses.

A read only bit is provided to monitor the actual state of the VSELECT pin. When the VSELECT pin is low, the VSELECT_S bit is 0 and when the VSELECT pin is high, the VSELECT_S bit is set to 1.

14.9.10 LDO2EN

LDO2EN is an input pin used to enable or disable LDO2 when the bit LDO2HW_EN = 1.

When LDO2HW_EN = 1, the status of LDO2 output can also be controlled by the LDO2_RUN_EN bit in the run mode or the LDO2_STBY_EN bit in the standby mode.

LDO2EN pin	LDO2HW_EN bit	LDO2_RUN_EN LDO2_ STBY_EN	LDO2 output				
Do not care	0	0	Disabled				
Do not care	0	1	Enabled				
Do not care	1	0	Disabled				
Low	1	1	Disabled				
High	1	1	Enabled				

 Table 33. LDO control in run or standby mode

The default controlling mode for LDO2 is programed by the OTP_LDO2HW_EN bit in the OTP fuses.

A read only bit is provided to monitor the actual state of the LDO2EN pin. When the LDO2EN pin is low, the LDO2EN_S bit is 0 and when the LDO2EN pin is high, the LDO2EN_S bit is set to 1.

14.9.11 FSOB (safety output)

The FSOB pin is a configurable, active low, open drain output used as a safety output to keep the system in a safe state upon a power up and/or during a specific failure event.

PF8100_PF8200

The FSOB pin is externally pulled up to VIN or VDDIO with a 470 k Ω resistor and it is deasserted high in normal operation.

The FSOB pin can be configured in active safe state mode or fault safe state mode as programmed by the OTP_FSOB_ASS_EN bit in the OTP fuses.

If the OTP_FSOB_ASS_EN = 1, the active safe state mode is enabled.

In the active safe state mode, the FSOB pin is programmed to be asserted low after OTP fuses are loaded and remain asserted as long as the PMIC is forced in safe state.

In this mode of operation, the PMIC is forced in the safe state under following conditions:

- Any of the ABIST flags are set during the self-test at power up.
- The FSOB_WDI_NOK is set when FSOB is programmed to assert via the FSOB_WDI bit
- The FSOB_SFAULT_NOK is set when FSOB is programmed to assert via the FSOB_SOFTFAULT bit
- Hard WD Reset (voltage regulators and RESETBMCU reset)
- Device is in any of the off mode and the RESETBMCU is asserted low
- The FSOB_ASS_NOK flag is asserted

Each time the PMIC is forced into the safe state, the FSOB pin will be asserted low and the FSOB_ASS_NOK flag will be set to 1 in order to keep the system in the safe state until the MCU verify that it is safe to return to normal operation.

During the active safe state mode, the PMIC can exit the safe state and release the FSOB pin if the following conditions are met:

- RESETBMCU is de-asserted (system on)
- All ABIST flags are all 0 (ABIST OK)
- No regulator faults are present
- The FSOB_WDI_NOK and/or FSOB_SFAULT_NOK faults are cleared if programmed to be set by the FSOB_WDI and FSOB_SOFTFAULT bits respectively

A soft WD reset may also assert the FSOB pin only if programmed by the FSOB_WDI bit.

Likewise, the FSOB_SOFTFAULT bit can select whether the FSOB pin is asserted as soon as an OV, UV or ILIM fault is present even when this condition has not yet lead to a fault shutdown. In this scenario the system is placed in a safe state while the MCU tries to clear the fault and command the PF8100/PF8200 to come out of the safe state when all faults have been cleared.

If the OTP_FSOB_ASS_EN = 0, the active safe state mode is disabled and the FSOB operate in the fault safe state mode. In this mode, the FSOB pin may still be asserted if programmed by other fault events.

In the fault safe state mode, the FSOB is de-asserted by default, and can be asserted as programmed by the FSOB fault selection bits.

A bit is provided to enable the FSOB to be asserted when a regulator fault (OV, UV, ILIM) is present.

- If FSOB_SOFTFAULT = 0, the FSOB pin is not asserted by any OV, UV, or ILIM fault.
- If FSOB_SOFTFAULT = 1, an OV, UV, or ILIM fault on any of the regulators causes the FSOB pin to assert and remain asserted regardless of it being corrected or not, and also asserts the FSOB_SFAULT_NOK flag.

A bit is provided to enable the FSOB to be asserted when a WD reset occurs due to a WDI event.

© NXP B.V. 2018. All rights reserved

PF8100 PF8200

12-channel power management integrated circuit for high performance applications

- If FSOB_WDI = 0, the FSOB pin is not asserted by a WDI event.
- If FSOB_WDI = 1, a WDI event causes the FSOB pin to assert and the FSOB_WDI_NOK flag to be set.

A bit is provided to enable the FSOB to be asserted when a WD reset occurs due to an internal WD counter fault is present.

- If FSOB_WDC = 0, the FSOB pin is not asserted by a WD reset started by the internal WD counter.
- If FSOB_WDC = 1, a WD reset is started by the internal WD counter causing the FSOB pin to be asserted and the FSOB_WDC_NOK flag to be set.

A bit is provided to enable the FSOB to be asserted when a hard fault shutdown has occurred.

- If FSOB HARDFAULT = 0, the FSOB pin is not asserted by a hard fault.
- If FSOB_HARDFAULT = 1, any of the hard fault shutdown events cause the FSOB pin to be asserted and the FSOB_HFAULT_NOK flag to be set.

Any of the following events are considered a hard fault shutdown:

- Fault timer expired
- FAULT_CNT = FAULT_MAX_CNT (regulator fault counter max out)
- WD_EVENT_CNT = WD_MAX_CNT (watchdog event counter max out)
- · Power up failure
- Thermal shutdown

The FSOB pin is released when all the FSOB fault flags are cleared or VIN falls below the UVDET threshold.

If the secure I²C write mechanism is enabled, all FSOB flags require a secure write to be cleared (write 1 to clear).

14.9.12 TBBEN

The TBBEN is an input pin provided to allow the user to program the mirror registers in order to operate the device with a custom configuration as well as programming the default values on the OTP fuses.

- When TBBEN pin is pulled low to ground, the device is operating in normal mode.
- When TBBEN pin is pulled high to V1P5D device enables the TBB configuration mode.

See <u>Section 17 "OTP/TBB and default configurations"</u> for details on TBB and OTP operation.

When TBBEN pin is pulled high to V1P5D the following conditions apply:

- The device uses a fixed I²C device address (0x08)
- Disable the watchdog operation, including WDI monitoring and internal watchdog timer
- Disable the CRC and I²C secure write mechanism while no power up event is present (TBB/OTP programming mode).

Disabling the watchdog operation may be required for in-line MCU programming where output voltages are required but watchdog operation should be completely disabled.

14.9.13 XFAILB

XFAILB is a bidirectional pin with an open drain output used to synchronize the power up and power down sequences of two or more PMIC's. It should be pulled up externally to V1P5A supply.

The OTP_XFAILB_EN bit is used to enable or disable the XFAILB mode of operation.

- When OTP_XFAILB_EN = 0, the XFAILB mode is disabled and any events on this pin are ignored
- When OTP_XFAILB_EN = 1, the XFAILB mode is enabled

When the XFAILB mode is enabled, and the PF8200 has a turn off event generated by an internal fault, the XFAILB pin is asserted low 20 μs before starting the power down sequence.

A power down event caused by the following conditions will assert the XFAILB pin:

- Fault timer expired
- FAULT_CNT = FAULT_MAX_CNT (regulator fault counter max out)
- WD_EVENT_CNT = WD_MAX_CNT (watchdog event counter max out)
- Power up failure
- Thermal shutdown
- Hard WD event


The XFAILB pin is forced low during the off mode.

During the system-on states, if the XFAILB pin is externally pulled low, it will detect an XFAIL event after a 20 μ s debounce. When an XFAIL event is detected, the XFAILB pin is asserted low internally and the device starts a power down sequence.

If a PWRON event is present, the device starts a turn on event and proceeds to release the XFAILB pin when its ready to start the power up sequence state. If the XFAILB pin is pulled down externally during the power up event, the PF8200 will stop the power up sequence until the pin is no longer pulled down externally. This will help both PMIC's to synchronize the power up sequence allowing it to continue only when both PMIC's are ready to initiate the power up sequence.

A hard WD event will set the XFAILB pin 20 μ s before it starts its power down sequence. After all regulators outputs have been turned off, the device will release the XFAILB pin internally after a 30 μ s delay, proceed to load the default OTP configuration and wait for the XFAILB pin to be released externally before it can restart the power up sequence.


12-channel power management integrated circuit for high performance applications



PF8100_PF8200

Rev. 5.0 — 1 October 2018

12-channel power management integrated circuit for high performance applications



14.9.14 SDA and SCL (I²C bus)

Communication with the PF8100/PF8200 is done through I^2C and it supports high-speed operation mode with up to 3.4 MHz operation. SDA and SCL are pulled up to VDDIO with 2.2 k Ω resistors. It is recommended to use 1.5 k Ω if 3.4 MHz I^2C speed is required.

PF8100_PF8200 Data sheet: advance information

12-channel power management integrated circuit for high performance applications

The PF8100/PF8200 is designed to operate as a slave device during I^2C communication. The default I^2C device address is set by the OTP_I2C_ADD[2:0].

Table 34.	I ² C address	configuration
-----------	--------------------------	---------------

OTP_I2C_ADD[2:0]	Device address
000	0x08
001	0x09
010	0x0A
011	0x0B
100	0x0C
101	0x0D
110	0x0E
111	0x0F

See <u>http://www.nxp.com/documents/user_manual/UM10204.pdf</u> for detailed information on the digital I²C communication protocol implementation.

During an I^2C transaction, the communication will latch after the 8th bit is sent. If the data sent is not a multiple of 8 bit, any word with less than 8 bits will be ignored. If only 7 bits are sent, no data is written and the logic will not provide an ACK bit to the MCU.

From an IC level, a wrong I^2C command can create a system level safety issue. For example, though the MCU may have intended to set a given regulator's output to 1.0 V, it may be erroneously registered as 1.1 V due to noise in the bus.

To prevent a wrong I²C configuration, various protective mechanisms are implemented.

14.9.14.1 I²C CRC verification

When this feature is enabled, a selectable CRC verification is performed on each I^2C transaction.


- When OTP_I2C_CRC_EN = 0, the CRC verification mechanism is disabled.
- When OTP_I2C_CRC_EN = 1, the CRC verification mechanism is enabled.

After each I²C transaction, the device calculates the corresponding CRC byte to ensure the configuration command has not been corrupted.

When a CRC fault is detected, the PF8100/PF8200 ignores the erroneous configuration command and triggers a CRC_I interrupt asserting the INTB pin, provided the interrupt is not masked.

The PF8100/PF8200 implements a CRC-8-SAE, per the SAE J1850 specification.

- Polynomial = 0x1D
- Initial value = 0xFF



PF8100_PF8200
Data sheet: advance information

14.9.14.2 I²C secure write

A secure write mechanism is implemented for specific registers critical to the functional safety of the device.

- When OTP_I2C_ SECURE_EN = 0, the secure write is disabled.
- When OTP_I2C_ SECURE_EN = 1, the secure write is enabled.

When the secure write is enabled, a specific sequence must be followed in order to grant writing access on the corresponding secure register.

Secure write sequence is as follows:

- · MCU sends command to modify the secure registers
- · PMIC generates a random code in the RANDOM_GEN register
- MCU reads the random code from the RANDOM_GEN register and writes it back on the RANDOM_CHK register

The PMIC compares the RANDOM_CHK against the RANDOM_GEN register:

- If RANDOM_CHK [7:0] = RANDOM_GEN[7:0], the device applies the configuration on the corresponding secure register, and self-clears both the RANDOM_GEN and RANDOM_CHK registers.
- If RANDOM_CHK[7:0] different from RANDOM_GEN[7:0], the device ignores the configuration command and self-clears both the RANDOM_GEN and RANDOM_CHK registers.

In the event the MCU sends any other command instead of providing a value for the RANDOM_CHK register, the state machine cancels the ongoing secure write transaction and performs the new I^2C command.

In the event the MCU does not provide a value for the RANDOM_CHK register, the I²C transaction will time out 10 ms after the RANDOM_GEN code is generated, and device is ready for a new transaction.

Register	Bit	Description
ABIST OV1	AB_SW1_OV	Writing a 1 to this flag to clear the ABIST fault notification
ABIST OV1	AB_SW2_OV	Writing a 1 to this flag to clear the ABIST fault notification
ABIST OV1	AB_SW3_OV	Writing a 1 to this flag to clear the ABIST fault notification
ABIST OV1	AB_SW4_OV	Writing a 1 to this flag to clear the ABIST fault notification
ABIST OV1	AB_SW5_OV	Writing a 1 to this flag to clear the ABIST fault notification
ABIST OV1	AB_SW6_OV	Writing a 1 to this flag to clear the ABIST fault notification
ABIST OV1	AB_SW7_OV	Writing a 1 to this flag to clear the ABIST fault notification
ABIST OV2	AB_LDO1_OV	Writing a 1 to this flag to clear the ABIST fault notification
ABIST OV2	AB_LDO2_OV	Writing a 1 to this flag to clear the ABIST fault notification

Table 35. Secure bits

PF8100_PF8200

12-channel power management integrated circuit for high performance applications

B 14		
Register	Bit	Description
ABIST OV2	AB_LDO3_OV	Writing a 1 to this flag to clear the ABIST fault notification
ABIST OV2	AB_LDO4_OV	Writing a 1 to this flag to clear the ABIST fault notification
ABIST UV1	AB_SW1_UV	Writing a 1 to this flag to clear the ABIST fault notification
ABIST UV1	AB_SW2_UV	Writing a 1 to this flag to clear the ABIST fault notification
ABIST UV1	AB_SW3_UV	Writing a 1 to this flag to clear the ABIST fault notification
ABIST UV1	AB_SW4_UV	Writing a 1 to this flag to clear the ABIST fault notification
ABIST UV1	AB_SW5_UV	Writing a 1 to this flag to clear the ABIST fault notification
ABIST UV1	AB_SW6_UV	Writing a 1 to this flag to clear the ABIST fault notification
ABIST UV1	AB_SW7_UV	Writing a 1 to this flag to clear the ABIST fault notification
ABIST UV2	AB_LDO1_UV	Writing a 1 to this flag to clear the ABIST fault notification
ABIST UV2	AB_LDO2_UV	Writing a 1 to this flag to clear the ABIST fault notification
ABIST UV2	AB_LDO3_UV	Writing a 1 to this flag to clear the ABIST fault notification
ABIST UV2	AB_LDO4_UV	Writing a 1 to this flag to clear the ABIST fault notification
ABIST RUN	AB_RUN	Writing a 1 starts an ABIST on demand
FSOB FLAGS	FSOB_ASS_NOK	Writing a 1 to this flag to clear the FSOB flag
FSOB FLAGS	FSOB_SFAULT_NOK	Writing a 1 to this flag to clear the FSOB flag
FSOB FLAGS	FSOB_WDI_NOK	Writing a 1 to this flag to clear the FSOB flag
FSOB FLAGS	FSOB_WDC_NOK	Writing a 1 to this flag to clear the FSOB flag
FSOB FLAGS	FSOB_HFAULT_NOK	Writing a 1 to this flag to clear the FSOB flag
CTRL1	TMP_MON_EN	Writing a 0 disables the thermal monitor, preventing the thermal interrupts and thermal shutdown event from being detected
CTRL1	VIN_OVLO_EN	Writing a 0 disables the VIN overvoltage lockout monitor completely
CTRL1	VIN_OVLO_SDWN	Writing a 0 disables a shutdown event upon a VIN overvoltage condition (only interrupts are provided)
CTRL1	WD_EN	Writing a 0 disables the watchdog counter block
CTRL1	WD_STBY_EN	Writing a 0 disables the watchdog counter during the standby mode
CTRL1	WDI_STBY_ACTIVE	Writing a 0 disables the monitoring of WDI input during standby mode
CTRL1	I2C_SECURE_EN	Writing a 0 disables de I ² C secure write mode
VMONEN1	SW1VMON_EN	Writing a 0 disables the OV/UV monitor for SW1
VMONEN1	SW2VMON_EN	Writing a 0 disables the OV/UV monitor for SW2
VMONEN1	SW3VMON_EN	Writing a 0 disables the OV/UV monitor for SW3

PF8100_PF8200

Data sheet: advance information

All information provided in this document is subject to legal disclaimers. **Rev. 5.0 — 1 October 2018**

12-channel power management integrated circuit for high performance applications

Register	Bit	Description
VMONEN1	SW4VMON_EN	Writing a 0 disables the OV/UV monitor for SW4
VMONEN1	SW5VMON_EN	Writing a 0 disables the OV/UV monitor for SW5
VMONEN1	SW6VMON_EN	Writing a 0 disables the OV/UV monitor for SW6
VMONEN1	SW7VMON_EN	Writing a 0 disables the OV/UV monitor for SW7
VMONEN2	LDO1VMON_EN	Writing a 0 disables the OV/UV monitor for LDO1
VMONEN2	LDO2VMON_EN	Writing a 0 disables the OV/UV monitor for LDO2
VMONEN2	LDO3VMON_EN	Writing a 0 disables the OV/UV monitor for LDO3
VMONEN2	LDO4VMON_EN	Writing a 0 disables the OV/UV monitor for LDO4

15 Functional blocks

15.1 Analog core and internal voltage references

All regulators use the main bandgap as the reference for the output voltage generations, this bandgap is also used as reference for the internal analog core and digital core supplies. The performance of the regulators is directly dependent on the performance of the bandgap.

No external DC loading is allowed on V1P5A and V1P5D. V1P5D is kept powered as long as there is a valid supply and/or valid coin cell and it may be used as a reference voltage for the VDDOTP and TBBEN pins during system power on.

A second bandgap is provided as the reference for all the monitoring circuits. This architecture allows the PF8200 to provide a reliable way to detect not only single point but also latent faults in order to meet the metrics required by an ASIL B level application.

Symbol	Description	Min	Тур	Мах	Unit
V _{1P5D}	V1P5D output voltage	1.35	1.50	1.65	V
C _{1P5D}	V1P5D output capacitor	_	1.0	_	μF
V _{1P5A}	V1P5A output voltage	1.35	1.50	1.65	V
C _{1P5A}	V1P5A output capacitor	—	1.0	_	μF

Table 36. Internal supplies electrical characteristics

15.2 Coin cell charger

A coin cell or super capacitor may be connected to the LICELL pin, the PF8100/PF8200 features a simple constant current charger available at the LICELL pin.

The COINCHG_EN bit is used to enable or disable the coin cell charger during the system-on states (run and standby) via I^2C .

- When COINCHG_EN = 0 the coin cell charger is disabled in run or standby modes.
- When COINCHG_EN = 1 the coin cell charger is enabled in run or standby modes.

The COINCHG_EN bit is reset to 0, when VIN crosses the UVDET threshold.

During the run mode, the coin cell charger utilizes a 60 μ A charging current. If enabled during standby mode, the coin cell charger utilizes only a 10 μ A charging current to be able to maintain low power consumption while still being able to maintain the backup battery voltage charged at all time.

The COINCHG_OFF bit is used to enable or disable the coin cell charger during the QPU_Off state via I^2C . In this mode, the charger utilizes a 10 μ A charging current.

- When COINCHG_OFF = 0 the coin cell charger is disabled in QPU_Off state.
- When COINCHG_OFF = 1 the coin cell charger is enabled in QPU_Off state.

If the system requires to allow charging of the coin cell during the QPU_Off, the system should enable the COINCHG_OFF bit during the run mode and the charger turns on during the QPU_Off state, if programmed to stay in this state after power down. The COINCHG_OFF bit is reset to 0, when VIN crosses the UVDET threshold.

The VCOIN[3:0] bits set the target charging voltage for the LICELL pin as shown in the table below. The OTP_VCOIN[3:0] bits are used to set the default voltage for the coin cell battery charger.

VCOIN[3:0]	Target LICELL voltage (V)
0000	1.8
0001	2.0
0010	2.1
0011	2.2
0100	2.3
0101	2.4
0110	2.5
0111	2.6
1000	2.7
1001	2.8
1010	2.9
1011	3.0
1100	3.1
1101	3.2
1110	3.3
1111	3.6

 Table 37. Coin cell charger voltage level

Table 38. Coin cell electrical characteristics

All parameters specified for $T_A = -40$ °C to 105 °C, VIN = 5.0 V, All output voltage settings, typical external components, unless otherwise noted. Typical values are specified for $T_A = 25$ °C, VIN = 5.0 V, typical external components, unless otherwise noted.

Symbol	Description	Min	Тур	Мах	Unit
V _{IN}	Input voltage range	2.5	—	5.5	V
V _{COINACC}	Voltage accuracy (2.6 V to 3.6 V)	-3.0	—	3.0	%
V _{COINACC}	Voltage accuracy (1.8 V to 2.5 V)	-4.0	—	4.0	%
V _{COINHDR}	Input voltage headroom Minimum VIN headroom to guarantee V _{COIN} regulation at I _{COINHI}	300			mV
V _{COINHYS}	Charging hysteresis	60	100	140	mV
	Current accuracy	-30	—	30	%

PF8100_PF8200

All information provided in this document is subject to legal disclaimers.

PF8100; PF8200

12-channel power management integrated circuit for high performance applications

Symbol	Description	Min	Тур	Мах	Unit
I _{COINHI}	Coin cell charger current in run mode	—	60	—	μA
I _{COINLO}	Coin cell charger current in standby and QPU_Off	—	10	—	μΑ
IQCOINCH	Quiescent current when coin cell is charging	0	10	20	μΑ
V _{COINRLHYS}	Reverse leakage comparator hysteresis	50	100	150	mV
V _{COINRLTR}	Reverse leakage comparator trip voltage at rising edge (V _{IN} – V _{COIN}) at every VCOIN setting	100	200	300	mV
V _{COINRLTF}	Reverse leakage comparator trip voltage at falling edge (V _{IN} – V _{COIN}) at every VCOIN setting	0	100	250	mV

15.3 VSNVS LDO/switch

VSNVS is a 10 mA LDO/switch provided to power the RTC domain in the processor. In systems using the i.MX 8 processors, it powers the VDD_SNVS_IN domain of the MCU.

Three scenarios may be possible during VIN application:

- 1. Coin cell was applied for the first time before VIN power up.
- 2. Coin cell is not present upon VIN power up.
- 3. Coin cell has been present after a previous power cycle.

If coin cell is first applied without VIN present, VSNVS remains disabled until VIN > UVDET and the VSNVS gets loaded with the OTP fuse configuration.

When VIN is applied and no coin cell is present, VSNVS is initially disabled and it is only enabled to its regulation point after OTP fuses are loaded.

If coin cell has been present after a previous power cycle, the VSNVS configuration is reloaded from the OTP registers when the VIN crosses the UVDET threshold. This way, if the VSNVS was modified via the I²C configuration bit, it will always be reset to the default value after a Vin power cycle.

When VIN < V_{WARNTH} , a best of supply circuit decides whether VSNVS is powered by VIN or LICELL.

- When VIN is rising and VIN > UVDET, VSNVS is powered by VIN. When operating from VIN, it can regulate the output to 1.8 V, 3.0 V or 3.3 V. If the configured output voltage is higher than the input source, the VSNVS operates in dropout mode to track the input voltage.
- When operating from LICELL, it regulates the output when the output voltage is selected at 1.8 V. VSNVS operates as a switch from LICELL when the output voltage setting is selected to 3.0 V or 3.3 V.

The table below shows the expected operation of the VSNVS block for different voltage settings and different input voltage conditions.

OTP_VSNVSVOLT[1:0]	VSNVS output voltage (V)	VIN	Expected VSNVS output	
00	Disabled	Do not Care	VSNVS is disabled on OTP	
01	1.8	< V _{WARNTH} falling	Regulate to 1.8 V from the highest of VIN or LICELL ^[1]	

Table 39. VSNVS operation description

PF8100_PF8200 Data sheet: advance information © NXP B.V. 2018. All rights reserved

NXP Semiconductors

12-channel power management integrated circuit for high performance applications

OTP_VSNVSVOLT[1:0]	VSNVS output voltage (V)	VIN	Expected VSNVS output
01	1.8	> UVDET rising	Regulate to 1.8 V from VIN
10	3.0	< V _{WARNTH} falling	Switch mode from the highest of VIN or LICELL
10	3.0	> UVDET rising	Regulate to 3.0 from VIN ^[1]
11	3.3	< V _{WARNTH} falling	Switch mode from the highest of VIN or LICELL
11	3.3	> UVDET rising	Regulate to 3.3 from VIN ^[1]

[1] Regulator is in drop off mode, if input is not enough to regulate to set point.




Figure 23. VSNVS block diagram

The VSNVS output keeps regulation through all states, including the system-on, off modes, power down sequence, watchdog reset, fail-safe transition and fail-safe state as long as it has a valid input (VIN or LICELL), and the output has been configured by the OTP_VSNVSVOLT[1:0] registers.

Table 40. VSNVS output voltage configuration

OTP_VSNVSVOLT[1:0]	VSNVSVOLT[1:0]	VSNVS output voltage (V)
00	00	Off
01	01	1.8
10	10	3.0
11	11	3.3

For system debugging purposes, the VSNVS output may be changed during the systemon states by changing the VSNVSVOLT[1:0] bits in the functional I²C registers.

Table 41. VSNVS electrical characteristics

All parameters are specified at $T_A = -40$ °C to 105 °C, unless otherwise noted. Typical values are characterized at $V_{IN} = 5.0$ V, and $T_A = 25$ °C, unless otherwise noted.

Symbol	Description	Min	Тур	Max	Unit
V _{IN_SNVS}	Operating voltage range from VIN	2.5	—	5.5	V

PF8100_PF8200	All information provided in this document is subject to legal disclaimers.	© NXP B.V. 2018. All rights reserved.
Data sheet: advance information	Rev. 5.0 — 1 October 2018	

PF8100; PF8200

12-channel power management integrated circuit for high performance applications

Symbol	Description	Min	Тур	Мах	Unit
V _{LICELL_SNVS}	Operating voltage range from LICELL	1.728	—	5.5	V
I _{SNVS}	VSNVS load current range	0	—	10	mA
V _{SNVS_ACC}	VSNVS output voltage accuracy in LDO mode	-5.0	—	5.0	%
V _{SNVS_RDSON}	VSNVS LDO on resistance VSNVSVOLT[1:0] = 10 or 11	_	_	20	Ω
VSNVS_IQ	VSNVS quiescent current in LDO mode	-	5.0	—	μA
V _{SNVS_HDR}	VSNVS LDO headroom voltage Minimum voltage above setting VSNVSVOLT[1:0] = 10 or 11 to guarantee regulation with 5 % tolerance	200	_	_	mV
V _{SNVS_HDR}	VSNVS LDO headroom voltage Minimum voltage above setting VSNVSVOLT[1:0] = 01 to guarantee regulation with 5 % tolerance	500	_	_	mV
V _{SNVS_OS}	VSNVS startup overshoot		_	200	mV
V _{SNVS_TRANS}	VSNVS load transient	-100	—	100	mV
V _{SNVS_SW_R}	VSNVS switch mode resistance VSNVSVOLT[1:0] = 10 or 11	_	_	20	Ω
V _{SNVS_LICELL_IQ}	VSNVS quiescent current in switch mode VSNVSVOLT[1:0] = 10 or 11	_	1.0	_	μΑ
V _{SNVS_ILIM}	VSNVS current limit	20	_	70	mA
V _{SNVS_TON}	VSNVS turn on time Block enabled to VSNVS at 90 % of final value	_	_	1.35	ms

15.4 Type 1 buck regulators (SW1 to SW6)

The PF8100/PF8200 features six low-voltage regulators with input supply range from 2.5 V to 5.5 V and output voltage range from 0.4 V to 1.8 V in 6.25 mV steps. Each voltage regulator is capable to supply 2.5 A and features a programmable soft-start and DVS ramp for system power optimization.

12-channel power management integrated circuit for high performance applications




Figure 24. Buck regulator block diagram

The OTP_SWxDVS_RAMP bit sets the default step/time ratio for the power up ramp during the power up/down sequence as well as the DVS slope during the system on.

The power down ramp and DVS rate of the Type 1 buck regulators can be modified during the system-on states by changing the SWxDVS_RAMP bit on the I^2C register map.

Table 42. DVS ramp speed configuration

SWxDVS_RAMP bit	DVS ramp speed
0	Slow DVS ramp
1	Fast DVS ramp

The DVS ramp rate is based on the internal clock configuration as shown in Table 43.

Table 43. Ramp rates

All ramp rates are typical values. Clock frequency tolerance = \pm 6 %.

CLK_FREQ[3:0]	Clock frequency [MHz]	Regulators frequency [MHz]	SWxDVS_RAMP = 0 DVS_Up [mV/µs]	SWxDVS_RAMP = 0 DVS_Down [mV/µs]	SWxDVS_RAMP = 1 DVS_Up [mV/µs]	SWxDVS_RAMP = 1 DVS_Down [mV/µs]
0000	20	2.5	7.813	5.208	15.625	10.417
0001	21	2.625	8.203	5.469	16.406	10.938
0010	22	2.75	8.594	5.729	17.188	11.458
0011	23	2.875	8.984	5.990	17.969	11.979
0100	24	3	9.375	6.250	18.750	12.500
1001	16	2	6.250	4.167	12.500	8.333
1010	17	2.125	6.641	4.427	13.281	8.854
1011	18	2.25	7.031	4.688	14.063	9.375
1100	19	2.375	7.422	4.948	14.844	9.896

PF8100_PF8200

All information provided in this document is subject to legal disclaimers

12-channel power management integrated circuit for high performance applications

Type 1 Buck regulators use 8 bits to set the output voltage.

- The VSWx_RUN[7:0] set the output voltage during the run mode.
- The VSWx_STBY[7:0] set the output voltage during the standby mode.

The default output voltage configuration for the run and the standby modes is loaded from the OTP_VSWx[7:0] registers upon power up.

Table 44. Output voltage configuration

Set point	VSWx_RUN[7:0] VSWx_STBY[7:0]	V _{SWxFB} (V)
0	0000000	0.40000
1	0000001	0.40625
2	0000010	0.41250
3	00000011	0.41875
•		
175	10101111	1.49375
176	10110000	1.50000
177	10110001	1.80000
178 to 255	10110010 to 11111111	Reserved

DVS operation is available for all voltage settings between 0.4 V to 1.5 V. However, the SWx regulator is not intended to perform DVS transitions to or from the 1.8 V configuration. In the event a voltage change is requested between any of the low voltage settings and 1.8 V, the switching regulator is automatically disabled first and then re-enabled at the selected voltage level to avoid an uncontrolled transition to the new voltage setting.

Each regulator is provided with two bits to set its mode of operation.

- The SWx_RUN_MODE[1:0] bits allow the user to change the mode of operation of the SWx regulators during the run state. If the regulator was programmed as part of the power up sequence, the SWx_RUN_MODE[1:0] bits are loaded with b0x11 (autoskip) by default. Otherwise it is loaded with b0x00 (disabled).
- The SWx_STBY_MODE[1:0] bits allow the user to change the mode of operation of the SWx regulators during the standby state. If the regulator was programmed as part of the power up sequence, the SWx_STBY_MODE[1:0] bits are loaded with b0x11 (autoskip) by default. Otherwise it is loaded with b0x00 (disabled).

Table 45. SW regulator mode configuration

SWx_MODE[1:0]	Mode of operation
00	OFF
01	PWM mode
10	PFM mode
11	Autoskip mode

The SWx_MODE_I interrupt asserts the INTB pin when any of the Type 1 regulators have changed the mode of operation, provided the corresponding interrupt is not masked.

To avoid potential detection of an OV/UV fault during SWx ramp up, it is recommended to power up the regulator in PWM or autoskip mode.

The type 1 buck regulators use 2 bits SWxILIM[1:0], to program the current limit detection.

Table 46. SWx current limit selection

SWxILIM[1:0]	Typical current limit
00	2.1 A
01	2.6 A
10	3.0 A
11	4.5 A

During single phase operation, all buck regulators use 3 bits (SWxPHASE[2:0]) to control the phase shift of the switching frequency. Upon power up, the switching phase of all regulators is defaulted to 0 degrees and can be modified during the system-on states.

Table 47. SWx phase configuration

SWx_PHASE[2:0]	Phase shift [degrees]
000	45
001	90
010	135
011	180
100	225
101	270
110	315
111	0 (default)

Each one of the buck regulator provide 2 OTP bits to configure the value of the inductor used in the corresponding block. The OTP_SWx_LSELECT[1:0] allow to choose the inductor as shown in Table 48.

Table 48. SWx inductor selection bits

OTP_SWx_LSELECT[1:0]	Inductor value
00	1.0 μH
01	0.47 μH
10	1.5 μH
11	Reserved

15.4.1 SW6 VTT operation

SW6 features a selectable VTT mode to create VTT termination for DDR memories.

When SW6_VTTEN = 1, the VTT mode is enabled. In this mode, SW6 reference voltage is internally connected to SW5FB output through a divider by 2.

During the VTT mode the DVS operation on SW6 is disabled and SW6 output is given by V_{SW5FB} / 2. In this mode, the minimum output voltage configuration for SW5 should be 800 mV to ensure the SW6 is still within the regulation range at its output.

PF8100_PF8200 Data sheet: advance information

12-channel power management integrated circuit for high performance applications

During the power up sequence, the SW6 (VTT) may be turned on in the same or at a later slot than SW5, as required by the system. When SW6 and SW5 are enabled in the same slot, SW6 will always track the VSW5/2. When SW6 is enabled after SW5, it will ramp up gradually to a predefined voltage and once this voltage is reached, it will start tracking VSW5/2. The user may adjust the value at which the SW6 should start tracking the voltage on the SW5 regulator by setting the OTP VSW6 register accordingly.

During normal operation, if the SW5 is disabled via the I^2C command, SW6 will track the output of SW5 and both regulators will be discharged together and pulled down internally. When SW5 is enabled back via the I^2C commands, the SW5 output will ramp-up to the corresponding voltage while SW6 is always VSW5/2.

When only SW6 is disabled, the PMIC uses the OTP_VTT_PDOWN bit to program whether the SW6 regulator is disabled with the output in high impedance or discharged internally.

- When OTP_VTT_PDOWN = 0, the output is disabled in high impedance mode.
- When OTP_VTT_PDOWN = 1, the output is disabled with the internal pull down enabled.

When SW6 is requested to enable back again, the SW6 will ramp-up to the voltage set on the VSW6_RUN or VSW6_STBY registers. Once it reaches the final DVS value, it will change its reference to start tracking SW5 output again. Note that VSW6_RUN(STBY) must be set to VSW5_RUN(STBY)/2 or the closest code by the MCU to ensure proper operation.

When operating in VTT mode, the minimum output voltage configuration for SW5 should be 800 mV to ensure the SW6 is still within the regulation range at its output.

15.4.2 Multiphase operation

Regulators SW1, SW2, SW3 and SW4 can be configured in quad phase mode. In this mode, SW1 registers control the output voltage and other configurations. Likewise, SW1FB pin becomes the main feedback node for the resulting voltage rail, however all four FB pins should be connected together.

In quad phase operation, the SW1PHASE[1:0] bit is used to select the SW1 phase and the SW2, SW3 and SW4 phases are automatically shifted 90 degrees from each other.

Regulators SW1 and SW2 can be configured in dual phase mode. In this mode, SW1 registers control the output voltage and other configurations. Likewise, SW1FB pin becomes the main feedback node for the resulting voltage rail, however the two FB pins should be connected together.

In dual phase operation, the SW1PHASE[1:0] bit is used to select the SW1 phase and the SW2 phase is automatically shifted 180 degrees.

The OTP_SW1CONFIG[1:0] bits are used to select the dual phase configuration for SW1/SW2 or quad phase configuration.

OTP_SW1CONFIG[1:0]	Description	
00	SW1 and SW2 operate in single phase mode	
01	SW1/SW2 operate in dual phase mode	
10	SW1/SW2/SW3/SW4 operate in quad phase mode	
11	Reserved	

Table 49. OTP_SW1CONFIG register description

PF8100_PF8200 Data sheet: advance information © NXP B.V. 2018. All rights reserved.

12-channel power management integrated circuit for high performance applications

Regulators SW3 and SW4 can be configured in dual phase mode. In this mode, SW4 registers control the output voltage and other configurations. Likewise, SW4FB pin becomes the main feedback node for the resulting voltage rail, however the two FB pins should be connected together.

In dual phase operation, the SW4PHASE[1:0] bit is used to select the SW4 phase and the SW3 phase is automatically shifted 180 degrees.

The OTP_SW4CONFIG[1:0] bits are used to select the dual phase operation of SW3/ SW4.

Table 50. OTF 5W4CONTIG register description		
OTP_SW4CONFIG[1:0]	Description	
00	SW3 and SW4 operate in single phase mode	
01	SW3/SW4 operate in dual phase mode	
10	Reserved	
11	Reserved	

Table 50. OTP SW4CONFIG register description

Configuring regulators SW1 through SW4 in quad phase operation overrides the configuration of the OTP_SW4CONFIG[1:0] bits.

Regulators SW5 and SW6 can be configured in dual phase mode. In this mode, SW5 registers control the output voltage and other configurations. Likewise, SW5FB pin becomes the main feedback node for the resulting voltage rail, however the two FB pins should be connected together.


In dual phase operation, the SW5PHASE[1:0] bit is used to select the SW5 phase and the SW6 phase is automatically shifted 180 degrees.

The OTP_SW5CONFIG[1:0] bits are used to select single or dual phase configuration for SW5/SW6.

Table 51. OTP_SW5CONFIG register description

OTP_SW5CONFIG[1:0]	Description
00	SW5 and SW6 operate in single phase mode
01	SW5/SW6 operate in dual phase mode
10	Reserved
11	Reserved

12-channel power management integrated circuit for high performance applications



15.4.3 Electrical characteristics

Table 52. Type 1 buck regulator electrical characteristics

All parameters are specified at $T_A = -40$ to 105 °C, $V_{SWxIN} = UVDET$ to 5.5 V, $V_{SWxFB} = 1.0$ V, $I_{SWx} = 500$ mA, typical external component values, $f_{SW} = 2.25$ MHz, unless otherwise noted. Typical values are characterized at $V_{SWxIN} = 5.0$ V, $V_{SWxFB} = 1.0$ V, $I_{SWx} = 500$ mA, and $T_A = 25$ °C, unless otherwise noted.

Symbol	Description ^{[1][2]}	Min	Тур	Мах	Unit
V _{SWxIN}	Operating functional input voltage	UVDET		5.5	V

PF8100_PF8200	All information provided in this document is subject to legal disclaimers.	© NXP B.V. 2018. All rights reserved.
Data sheet: advance information	Rev. 5.0 — 1 October 2018	

PF8100; PF8200

12-channel power management integrated circuit for high performance applications

Symbol	Description ^{[1][2]}	Min	Тур	Мах	Unit	
V _{SWXACC}	Output voltage accuracy PWM mode $0.4 V \le V_{SWxFB} \le 0.8 V$ $0 \le I_{SWx} \le 2.5 A$	-10	_	10	mV	
V _{SWXACC}	Output voltage accuracy PWM mode $0.8 V < V_{SWxFB} \le 1.5 V$ $0 \le I_{SWx} \le 2.5 A$	-2.0	_	2.0	%	
V _{SWXACC}	Output voltage accuracy PWM mode $V_{SWxFB} = 1.8 V$ $0 \le I_{SWx} \le 2.5 A$	-2.0	_	2.0	%	
V _{SWXACCPFM}	Output voltage accuracy PFM mode $0.4 V \le V_{SWxFB} \le 1.5 V$ $0 \le I_{SWx} \le 100 \text{ mA}$	-36	_	36	mV	
V _{SWXACCPFM}	Output voltage accuracy PFM mode V _{SWxFB} = 1.8 V 0 ≤ I _{SWx} ≤ 100 mA	-57	_	57	mV	
t _{PFMtoPWM}	PFM to PWM transition time	30			μs	
I _{SWx}	Max load current in single phase	2500	—	— mA		
I _{SWx_DP}	Max load current in dual phase	5000		—	mA	
I _{SWx_QP}	Max load current in quad phase	10000		—	mA	
I _{SWxLIM}	Current limiter - inductor peak current detection SWxILIM[1:0] = 00	1.6	2.1	2.5 A		
I _{SWxLIM}	Current limiter - inductor peak current detection SWxILIM[1:0] = 01	2.0	2.6	A 3.1		
I _{SWxLIM}	Current limiter - inductor peak current detection SWxILIM[1:0] = 10	2.4	3.0	3.7 A		
I _{SWxLIM}	Current limiter - inductor peak current detection SWxILIM[1:0] = 11	3.6	4.5	5.45	A	
I _{SWXNLIM}	Negative current limit in single phase mode	0.6	1.0	1.4	А	
I _{SWxxLIM_DP}	Current limit in dual phase operation SWxILIM = 00 (master)	3.2	4.2	5.0 A		
I _{SWxxLIM_DP}	Current limit in dual phase operation SWxILIM = 01 (master)	4.0	5.2	6.2 A		
I _{SWXXLIM_DP}	Current limit in dual phase operation SWxILIM = 10 (master)	4.8	6.0	7.4	A	
I _{SWxxLIM_DP}	Current limit in dual phase operation SWxILIM = 11 (master)	7.2	9.0	10.9	A	
I _{SWxxLIM_QP}	Current limit in quad phase operation SW1ILIM = 00	7.2	8.4	10	A	
I _{SWXXLIM_QP}	Current limit in quad phase operation SW1ILIM = 01	8.0	10.4	12.4	A	

PF8100_PF8200

PF8100; PF8200

12-channel power management integrated circuit for high performance applications

Symbol	Description ^{[1][2]}	Min	Тур	Мах	Unit
I _{SWxxLIM_QP}	Current limit in quad phase operation SW1ILIM = 10	9.6	12.0	14.8	A
I _{SWxxLIM_QP}	Current limit in quad phase operation SW1ILIM = 11	14.4	18.0	21.8	A
V _{SWxOSH}	Startup overshoot SWxDVS RAMP = 6.25 mV/µs VSWxIN = 5.5 V, VSWxFB= 1.0 V	-25	25	50	mV
t _{ONSWx}	Turn on time From enable to 90 % of end value SWxDVS RAMP = 0 (6.25 mV/µs) VSWxIN = 5.5 V, VSWxFB= 1.0 V	_	160	_	μs
t _{onswxmax}	Maximum turn on time From enable to 90 % of end value SWxDVS RAMP = 0 (6.25 mV/µs) VSWxIN = 5.5 V, VSWxFB= 1.5 V	_	_	310	μs
t _{onswx_min}	Minimum turn on time From enable to 90 % of end value SWxDVS RAMP = 1 (12.5 mV/µs) VSWxIN = 5.5 V, VSWxFB= 0.4 V	34.2	_	_	μs
η _{SWx}	Efficiency (PFM mode, 1.0 V, 1.0 mA)	—	80	—	%
η _{SWx}	Efficiency (PFM mode, 1.0 V, 50 mA)	—	81	—	%
η _{SWx}	Efficiency (PFM Mode, 1.0 V, 100 mA)	—	82	—	%
η _{SWx}	Efficiency (PWM mode, 1.0 V, 500 mA)	—	83	—	%
η _{SWx}	Efficiency (PWM mode, 1.0 V, 1000 mA)	_	82	—	%
η _{SWx}	Efficiency (PWM mode, 1.0 V, 2000 mA)	—	79	—	%
F _{SWx}	PWM switching frequency range Frequency set by CLK_FREQ[3:0]	1.9	2.5	3.15	MHz
T _{OFFminSWx}	Minimum off time	—	27	—	ns
T _{DBSWx}	Deadband time	—	3.0	—	ns
T _{slew}	Slewing time (10 % to 90 %)	—		5.0	ns
D _{VSWx}	Output ripple in PWM mode	—		1.0	%
V _{SWxLOTR}	Transient load regulation (overshoot/ undershoot) at 0.8 V < V _{SWxFB} ≤ 1.2 V	-25	_	+25	mV
V _{SWxLOTR}	Transient load regulation (overshoot/ undershoot) at 1.25 < V _{SWxFB} < 1.8 V	-3.0	_	+3.0	%
I _{RCS}	DCM (skip mode) reverse current sense threshold Current flowing from PGND to SWxLX	-200	_	200	mA
I _{SWxQ}	Quiescent current PFM mode	_	14	_	μΑ
I _{SWxQ}	Quiescent current Auto skip mode	_	160	250	Aμ
I _{SWxQ_DP}	Quiescent current in dual phase PWM mode	—	200	320	μA
I _{SWxQ_QP}	Quiescent current in quad phase PWM mode	—	240	480	μA
R _{ONSWxHS}	SWx high-side P-MOSFET R _{DS(on)}	_	_	135 ^[3]	mΩ

PF8100_PF8200

All information provided in this document is subject to legal disclaimers.

PF8100; PF8200

12-channel power management integrated circuit for high performance applications

Symbol	Description ^{[1][2]}	Min	Тур	Мах	Unit
R _{ONSWxLS}	SWx low-side N-MOSFET $R_{DS(on)}$	—	_	80 ^[3]	mΩ
R _{SWxDIS}	Discharge resistance Regulator disabled and ramp down completed	20	70	120	Ω

[1] For VSWx configurations greater than 1.35 V, full parametric operation is guaranteed for 2.7 V < SWxVIN < 5.5 V. Below 2.7 V, the SWx regulators are fully functional with degraded operation due to headroom limitation.

[2] For VSWx = 1.8 V, output capacitance should be kept at or below the maximum recommended value. Likewise, it is recommended to use the slow turnon/off ramp rate to ensure the output is discharged completely when it is disabled.

[3] Max R_{DSON} does not include bondwire resistance. Consider +50 % Tolerance to account for bondwire and pin loses.

Table 53. Recommended external components

Symbol	Description	Min	Тур	Мах	Unit
L	Output inductor Maximum Inductor DC Resistance 50 $m\Omega^{[1]}$ Minimum saturation current at full load: 3.0 A	0.47	1.0	1.5	μH
C _{out}	Output capacitor Use 2 x 22 µF, 6.3 V X7T ceramic capacitor to reduce output capacitance ESR.	_	44	_	μF
C _{in}	Input capacitor 4.7 μF, 10 V X7R ceramic capacitor	_	4.7	_	μF

[1] Keep inductor DCR as low as possible to improve regulator efficiency.

15.5 Type 2 buck regulator (SW7)

The PF8100/PF8200 also features one single phase low-voltage buck regulator (SW7) with an input voltage range between 2.5 V and 5.5 V and an output voltage range from 1.0 V to 4.1 V.

12-channel power management integrated circuit for high performance applications




Figure 27. Type 2 buck regulator block diagram

Buck regulator SW7 uses 5 bits to set the output voltage. The VSW7[4:0] sets the output voltage during the run and the standby mode.

The SW7 is designed to have a fixed voltage for entire system operation. In the event a system requires this regulator to change its output voltage during the system-on states, when the SW7 is commanded to change its voltage via the I^2C command, the output will be discharged first and then enabled back to the new voltage level as stated in the VSW7[4:0] bits.

The default output voltage configuration for the run and the standby modes is loaded from the OTP_VSW7[4:0] registers upon power up.

Set point	VSW7[4:0]	V _{SW7FB} (V)	
0	00000	1.00	
1	00001	1.10	
2	00010	1.20	
3	00011	1.25	
4	00100	1.30	
5	00101	1.35	
6	00110	1.50	
7	00111	1.60	
8	01000	1.80	
9	01001	1.85	
10	01010	2.00	
11	01011	2.10	
12	01100	2.15	

Table 54. SW7 output voltage configuration

PF8100_PF8200

Data sheet: advance information

All information provided in this document is subject to legal disclaimers. Rev. 5.0 — 1 October 2018 © NXP B.V. 2018. All rights reserved.

12-channel power management integrated circuit for high performance applications

Set point	VSW7[4:0]	V _{SW7FB} (V)	
13	01101	2.25	
14	01110	2.30	
15	01111	2.40	
16	10000	2.50	
17	10001	2.80	
18	10010	3.15	
19	10011	3.20	
20	10100	3.25	
21	10101	3.30	
22	10110	3.35	
23	10111	3.40	
24	11000	3.50	
25	11001	3.80	
26	11010	4.00	
27	11011	4.10	
28	11100	4.10	
29	11101	4.10	
30	11110	4.10	
31	11111	4.10	

Regulator SW7 is provided with two bits to set its mode of operation.

- The SW7_RUN_MODE[1:0] bits allow the user to change the mode of operation of the SW7 regulators during the run state. If the regulator was programmed as part of the power up sequence, the SW7_RUN_MODE[1:0] bits are loaded with b0x11 (autoskip) by default. Otherwise it is loaded with b0x00 (disabled).
- The SW7_STBY_MODE[1:0] bits allow the user to change the mode of operation of the SW7 regulators during the standby state. If the regulator was programmed as part of the power up sequence, the SW7_STBY_MODE[1:0] bits are loaded with b0x11 (autoskip) by default. Otherwise it is loaded with b0x00 (disabled).

Table 55.	SW7	regulator	mode	configuration
-----------	-----	-----------	------	---------------

SW7_MODE[1:0]	Mode of operation	
00	OFF	
01	PWM mode	
10	PFM mode	
11	Autoskip mode	

The SW7_MODE_I interrupt asserts the INTB pin when the SW7 regulator has changed the mode of operation, provided the corresponding interrupt is not masked.

When the device toggles from run to standby mode, the SW7 output voltage remains the same, unless the regulator is enabled/disabled by the corresponding SW7_RUN_MODE[1:0] or SW7_STBY_MODE[1:0] bits.

The SW7ILIM [1:0] bits are used to program the current limit detection level of SW7.

Table 56. SW7 current limit selection

SW7ILIM[1:0]	Typical current limit
00	2.1 A
01	2.6 A
10	3.0 A
11	4.5 A

Regulator SW7 use 3 bits (SWxPHASE[2:0]) to control the phase shift of the switching frequency. Upon power up, the switching phase is defaulted to 0 degrees and can be modified during the system-on states.

Table 57. SW7 phase configuration

SW7_PHASE[2:0]	Phase shift [degrees]
000	45
001	90
010	135
011	180
100	225
101	270
110	315
111	0

SW7 buck regulator provide 2 OTP bits to configure the value of the inductor used in the power stage. The OTP_SW7_LSELECT[1:0] allow to choose the inductor as shown in table below.

Table 58. SW7 inductor selection bits

OTP_SW7_LSELECT[1:0]	Inductor value
00	1.0 μH
01	0.47 μH
10	1.5 µH
11	Reserved

15.5.1 Electrical characteristics

Table 59. Type 2 buck regulator electrical characteristics

All parameters are specified at $T_A = -40$ to 105 °C, VIN = $V_{SW7IN} = UVDET$ to 5.5 V, $V_{SW7FB} = 1.8$ V, $I_{SW7} = 500$ mA, typical external component values, $f_{SW} = 2.25$ MHz, unless otherwise noted. Typical values are characterized at $V_{SW7IN} = 5.0$ V, $V_{SW7FB} = 1.8$ V, $I_{SW7} = 500$ mA, and $T_A = 25$ °C, unless otherwise noted.

Symbol	Description	Min	Тур	Мах	Unit
V _{SW7IN}	Operating input voltage range 1.2 V < V _{SW7FB} \leq 1.85 V, DCR \leq 40 m Ω	UVDET	—	5.5	V
V _{SW7IN}	Operating input voltage range 1.85 V < V _{SW7FB} < 4.1 V, DCR ≤ 40 m Ω	V _{SW7FB} + 0.65	_	5.5	V
V _{SW7ACC}	Output voltage accuracy PWM mode $0 \le I_{SW7} \le 2.5 \text{ A}$	-2.0	_	2.0	%

PF8100_PF8200

© NXP B.V. 2018. All rights reserved.

PF8100; PF8200

12-channel power management integrated circuit for high performance applications

Symbol	Description	Min	Тур	Мах	Unit
V _{SW7ACC}	Output voltage accuracy PFM mode 0 ≤ I _{SW7} ≤ ΔI/2	-4.0	_	4.0	%
t _{PFMtoPWM}	PFM to PWM transition time	10	—	—	μs
I _{SW7}	Maximum output load	2500	—	—	mA
I _{SW7LIM}	Current limiter - inductor peak current detection SW7ILIM = 00	1.6	2.1	2.5	A
I _{SW7LIM}	Current limiter - inductor peak current detection SW7ILIM = 01	2.0	2.6	3.1	A
I _{SW7LIM}	Current limiter - inductor peak current detection SW7ILIM = 10	2.4	3.0	3.7	A
I _{SW7LIM}	Current limiter - inductor peak current detection SW7ILIM = 11	3.6	4.5	5.45	A
I _{SW7NILIM}	Negative current limit - inductor valley current detection	0.7	1.0	1.3	А
t _{SW7RAMP}	Soft-start ramp time during power up and power down V _{SW7FB} = 1.8 V	90		200	μs
t _{ONSW7}	Turn on time From regulator enabled to 90 % of end value V _{SW7FB} = 1.8 V	100	180	300	μs
V _{SW7OSH}	Startup overshoot	-50	_	50	mV
η _{SW7}	Efficiency PFM mode, 3.3 V, 1.0 mA, T _J = 125 °C	_	85	_	%
η _{SW7}	Efficiency PFM mode, 3.3 V, 50 mA, T _J = 125 °C	_	88	_	%
η _{SW7}	Efficiency PFM mode, 3.3 V, 100 mA, T _J = 125 °C	_	90	_	%
η _{SW7}	Efficiency PWM mode, 3.3 V, 400 mA, T _J = 125 °C	_	91	_	%
η _{SW7}	Efficiency PWM mode, 3.3 V, 1000 mA, T _J = 125 °C	_	92	_	%
η _{SW7}	Efficiency PWM mode, 3.3 V, 2000 mA, T _J = 125 °C	_	90	_	%
F _{SWx}	PWM switching frequency range Frequency set by CLK_FREQ[3:0]	1.9	2.5	3.15	MHz
T _{ONminSW7}	Minimum on time	—	50	—	ns
T _{DBSW7}	Deadband time	—	3.0	—	ns
T _{slew}	Slewing time 10 % to 90 % V _{SW7IN} = 5.5 V	_	_	5.0	ns
ΔV_{SW7}	Output ripple Output cap ESR ~ 10 mΩ, 2 X 22 μF	-1.0	_	1.0	%

PF8100_PF8200

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2018. All rights reserved.

PF8100; PF8200

12-channel power management integrated circuit for high performance applications

Symbol	Description	Min	Тур	Max	Unit
V _{SW7LOTR}	Transient load regulation (overshoot/ undershoot) Transient load = 200 mA to 1.0 A step di/dt = 2.0 A/ms Cout = 20 µF effective V _{SW7FB} = 1.8 V	-50	_	50	mV
I _{RCS}	DCM (skip mode) reverse current sense threshold	_	10		mA
I _{SW7Q}	Quiescent current PFM mode	_	18		μΑ
I _{SW7Q}	Quiescent current Auto skip mode	_	150	250	μΑ
R _{ONSW7HS}	SW7 high-side P-MOSFET R _{DS(on)}	_	—	135 ^[1]	mΩ
R _{ONSW7LS}	SW7 low-side N-MOSFET R _{DS(on)}	_		80 ^[1]	mΩ
R _{SW7DIS}	SW7 discharge resistance (normal operation)	_	100	200	Ω
R _{SW7TBB}	SW7 discharge resistance during TBB mode TBBEN = 1 and QPU_OFF state	1.0	2		kΩ

[1] Max R_{DSON} does not include bondwire resistance. Consider +50 % tolerance to account for bondwire and pin loses.

Table 60. Recommended external components

Symbol	Description	Min	Тур	Мах	Unit
L	Output inductor Maximum inductor DC resistance 50 mΩ [1] Minimum saturation current at full load: 3.0 A	0.47	1.0	1.5	μH
C _{out}	Output capacitor Use 2 x 22 µF, 6.3 V X7T ceramic capacitor To reduce output capacitance ESR.		44	_	μF
C _{in}	Input capacitor 4.7 µF, 10 V X7R ceramic capacitor	_	4.7	_	μF


[1] Keep inductor DCR as low as possible to improve regulator efficiency.

15.6 Linear regulators

The PF8100/PF8200 has four low drop-out (LDO) regulators with the following features:

- 400 mA current capability
- Input voltage range from 2.5 V to 5.5 V
- Programmable output voltage between 1.5 V and 5.0 V
- Soft-start ramp control during power up (enable)
- Discharge mechanism during power down (disable)
- · OTP programmable Load switch mode

12-channel power management integrated circuit for high performance applications



LDO1 and LDO2 share the same input supply; LDO12IN while LDO3 and LDO4 have their own dedicated input supply pin, LDO3IN and LDO4IN respectively.

The four LDOs are provided with one bit to enable or disable its output during the system-on states.

- When LDOx_RUN_EN = 0, the LDO is disabled during the run mode. If the regulator is part of the power up sequence, this bit is set during the power up sequence. Otherwise it is defaulted to 0.
- When LDOx_STBY_EN = 0, the LDO is disabled during the standby mode. If the regulator is part of the power up sequence, this bit is set during the power up sequence. Otherwise it is defaulted to 0.

The mode of operation of the LDOx is selected on OTP via the OTP_LDOxLS bit.

LDOx_RUN_EN / LDOx_STBY_ EN	OTP_LDOxLS	LDO operation mode (Run or standby mode)
0	X	Disabled with output pull down active
1	0	Enabled in normal mode
1	1	Enabled in load switch configuration

Table 61. LDO operation description

The LDOs use four bits to set the output voltage.

- The VLDOx_RUN[3:0] sets the output voltage during the run mode.
- The VLDOx_STBY[3:0] sets the output voltage during standby mode.

The default output voltage configuration for the run and the standby mode is loaded from the OTP_VLDOx[3:0] registers on power up.

12-channel power management integrated circuit for high performance applications

Set point	VLDOx_RUN[3:0] VLDOx_STBY[3 :0]	VLDOx output (V)
0	0000	1.5
1	0001	1.6
2	0010	1.8
3	0011	1.85
4	0100	2.15
5	0101	2.5
6	0110	2.8
7	0111	3.0
8	1000	3.1
9	1001	3.15
10	1010	3.2
11	1011	3.3
12	1100	3.35
13	1101	4.0
14	1110	4.9
15	1111	5.0

LDO2 can be controlled by hardware using the VSELECT and LDO2EN pins. When controlling the LDO2 by hardware, the output voltage can be selectable by the VSELECT pin as well as enable/disable by the LDO2EN pin.

15.6.1 LDO load switch operation

When the OTP_LDOxLS bit is set to 1, the corresponding LDO operates as a load switch, allowing a pass-through from the LDOxVIN to the corresponding LDOxVOUT output through a maximum 130 m Ω resistance. In this mode of operation, the input must be kept inside the LDO operating input voltage range (2.5 V to 5.5 V)

When the LDO regulator is set in Load switch mode, the LDOxEN bit is used to enable or disable the switch.

15.6.2 LDO regulator electrical characteristics

Table 63. LDO regulator electrical characteristics

All parameters are specified at $T_A = -40$ to 105 °C, $V_{LDOXIN} = 2.5$ V to 5.5 V, $V_{LDOX} = 1.8$ V, $I_{LDOX} = 100$ mA, typical external component values, unless otherwise noted. Typical values are characterized at $V_{LDOXIN} = 5.5$ V, $V_{LDOX} = 1.8$ V, $I_{LDOX} = 100$ mA, and $T_A = 25$ °C, unless otherwise noted.

Symbol	Description	Min	Тур	Мах	Units
V _{LDOXIN}	LDOx operating input voltage range $1.5 \text{ V} \le \text{V}_{\text{LDOx}} \le 2.25 \text{ V}$	2.5	_	5.5	V
V _{LDOXIN}	LDOx operating input voltage range 2.25 V < V _{LDOx} < 5.0 V	VLDOxNOM + 0.25		5.5	V
I _{LDOx}	Maximum load current	400	—	_	mA

PF8100_PF8200

Data sheet: advance information

PF8100; PF8200

12-channel power management integrated circuit for high performance applications

Symbol	Description	Min	Тур	Мах	Units
V _{LDOXTOL}	Output voltage tolerance $1.5 V \le V_{LDOx} \le 5.0 V$ $0 \text{ mA} < I_{LDOx} \le 400 \text{ mA}$	-3.0	_	3.0	%
V _{LDOxLOR}	Load regulation	_	0.1	0.20	mV/mA
V _{LDOxLIR}	Line regulation	—	—	20	mV/mA
I _{LDOXLIM}	Current limit I_{LDOx} when VLDOx is forced to $V_{LDOxNOM}/2$	450	850	1400	mA
I _{LDOxQ}	Quiescent current (measured at T _A = 25 °C)	_	7.0	10	μΑ
R _{DS(on)}	Drop-out/load switch on resistance V _{LDOINx} = 3.3 V (at T _J =125 °C)	_	_	150 ^[1]	mΩ
PSRR _{VLDOx}	DC PSRR I _{LDOx} = 150 mA VLDOx[3:0] = 0000 to 1111 V _{LDOINx} = V _{LDOXINMIN}	48	_	_	dB
TR _{VLDOx}	Turn on rise time (soft-start ramp) 10 % to 90 % of end value $V_{LDOx} = 3.3 V$ $I_{LDOx} = 0.0 mA$	_	220	360	μs
t _{onldox}	Turn on time Enable to 90 % of end value $V_{LDOx} = 5.0 V$ $I_{LDOx} = 0.0 mA$	_	_	400	μs
t _{offldox}	Turn off time Disable to 10 % of initial value $V_{LDOx} = 5.0 V$ $I_{LDOx} = 0.0 mA$	_	_	3500	μs
V _{LDOXOSHT}	Startup overshoot $V_{LDOINx} = V_{LDOINxMIN}$ $V_{LDOx} = 5.0 V$ $I_{LDOx} = 0.0 mA$	_	1.0	2.0	%
V _{LDOXLOTR}	Transient load response I _{LDOx} = 10 mA to 200 mA in 2.0 μs Peak of overshoot or undershoot of LDOx with respect to final value	-6.0	-	6.0	%
TonLDOxLS	Load switch mode turn on rise time	_	150	300	μs
R _{dischLDOx}	Output discharge resistance when LDO is disabled LDO and Switch mode	50	100	300	Ω
I _{LSxLIM}	Load switch mode current limit when enabled LSxILIM_EN = 1	450	850	1400	mA
R _{LDOxTBB}	LDOx pull down resistance during TBB mode TBBEN = 1 & in QPU_OFF state	1.0	2	_	kΩ

[1] Max R_{DSON} does not include bondwire resistance. Consider 40 % tolerance to account for bondwire and pin loses.

PF8100_PF8200

15.7 Voltage monitoring

The PF8100/PF8200 provides OV and UV monitoring capability for the following voltage regulators:

- SW1 to SW7
- LDO1 to LDO4

A programmable UV threshold is selected via the OTP_SWxUV_TH[1:0] and OTP_LDOxUV_TH[1:0] bits. UV threshold selection represents a percentage of the nominal voltage programmed on each regulator.

Table 64. UV threshold configuration register

OTP_SWxUV_TH[1:0] OTP_LDOxUV_TH[1:0]	UV threshold level
00	95 %
01	93 %
10	91 %
11	89 %

A programmable OV threshold is selected via the OTP_SWxOV_TH[1:0] and OTP_LDOxOV_TH[1:0] bits. OV threshold selection represents a percentage of the nominal voltage programmed on each regulator.

Table 65. OV threshold configuration register

OTP_SWxOV_TH OTP_LDOxOV_TH	OV threshold level
00	105 %
01	107 %
10	109 %
11	111 %

Two functional bits are provided to program the UV debounce time for all the voltage regulators.

Table 66. UV debounce timer configuration

UV_DB[1:0]	OV debounce Time
00	5 µs
01	15 μs
10	25 μs
11	40 µs

The default value of the UV_DB[1:0] upon a full register reset is 0b10

Two functional bits to program the OV debounce time for all the voltage regulators.

Table 67. OV debounce timer configuration

OV_DB[1:0]	OV debounce Time
00	25 μs
01	50 µs
10	80 µs

PF8100_PF8200

12-channel power management integrated circuit for high performance applications

OV_DB[1:0]	OV debounce Time
11	125 µs

The default value of the OV_DB[1:0] upon a full register reset is 0b00

The VMON_EN bits enable or disable the OV/UV monitor for each one of the external regulators (SWxVMON_EN, LDOxVMON_EN).

- When the VMON_EN bit of a specific regulator is 1, the voltage monitor for that specific regulator is enabled.
- When the VMON_EN bit of a specific regulator is 0, the voltage monitor for that specific regulator is disabled.


By default, the VMON_EN bits are set to 1 on power up.

When the I2C_SECURE_EN = 1, a secure write must be performed to set or clear the VMON_EN bits to enable or disable the voltage monitoring for a specific regulator.

On enabling a regulator, the UV/OV monitor is masked until the corresponding regulator reaches the point of regulation. If a voltage monitor is disabled, the UV_S and OV_S indicators from that monitor are reset to 0.

Figure 29 shows the PF8100/PF8200 voltage monitoring architecture.

12-channel power management integrated circuit for high performance applications



12-channel power management integrated circuit for high performance applications

15.7.1 Electrical characteristics

Table 68. VMON Electrical characteristics

All parameters are specified at $T_A = -40$ °C to 105 °C, unless otherwise noted. Typical values are characterized at $V_{IN} = 5.0$ V, $V_{xFB} = 1.5$ V (Type 1 Buck Regulator), 3.3 V (Type 2 Buck regulator, LDO Regulator), and $T_A = 25$ °C, unless otherwise noted.

Symbol	Description	Min	Тур	Мах	Unit
I _{QON}	Block quiescent current, when block is enabled One block per Regulator.	—	10	13	μΑ
I _{OFF}	Block leakage current when disabled	_	_	500	nA
t _{ON_MON}	Voltage monitor settling time after enabled	—	_	30	μs
V _{xFBUVHysteresis}	Power good (UV) hysteresis Voltage difference between UV rising and falling thresholds	0.5	_	1.0	%
V _{UV_Tol}	Undervoltage falling threshold accuracy With respect to target feedback voltage tolerance For type 2 switching regulator and LDO regulator For type 1 switching regulator when V _{SWxFB} > 0.75 V	-2	_	2	%
V _{UV_Tol}	Under voltage falling threshold accuracy With respect to target feedback voltage For type 1 switching regulator when VSWxFB ≤ 0.75 V	-3	_	3	%
	Power good (UV) debounce time UV_DV = 00	2.5	5.0	7.5	μs
t _{UV_DB}	Power good (UV) debounce time UV_DV = 01	10	15	20	μs
	Power good (UV) debounce time UV_DV = 10	20	30	40	μs
	Power good (UV) debounce time UV_DV = 11	25	40	55	μs
V _{OV_Tol}	Overvoltage rising threshold accuracy With respect to target feedback voltage tolerance For type 2 switching regulator and LDO regulators For type 1 switching regulator when V _{SWxFB} > 0.75 V	-2	_	2	%
V _{OV_Tol}	Overvoltage rising threshold With respect to target feedback voltage tolerance For type 1 switching regulator when V _{SWxFB} ≤ 0.75 V	-3	_	3	%
V _{xFBOVHysteresis}	Overvoltage (OV) hysteresis Voltage difference between OV rising and falling thresholds	0.5	_	1.0	%
	Power good (OV) debounce time OV_DV = 00	20	30	40	μs
	Power good (OV) debounce time OV_DV = 01	35	50	65	μs
t _{OV_DB}	Power good (OV) debounce time OV_DV = 10	55	80	105	μs
	Power good (OV) debounce time OV_DV = 11	90	135	160	μs

15.8 Clock management

The clock management provides a top-level management control scheme of internal clock and external synchronization intended to be primarily used for the switching regulators. The clock management incorporates various sub-blocks:

- Low power 100 kHz clock
- Internal high frequency clock with programmable frequency


PF8100_PF8200 Data sheet: advance information

12-channel power management integrated circuit for high performance applications

• Phase Locked Loop (PLL)

A digital clock management interface is in charge of supporting interaction among these blocks.

The clock management provides clocking signals for the internal state machine, the switching frequencies for the seven buck converters as well as the multiples of those switching frequencies in order to enable phase shifting for multiple phase operation.



15.8.1 Low frequency clock

A low power 100 kHz clock is provided for overall logic and digital control. Internal logic and debounce timers are based on this 100 kHz clock.

15.8.2 High frequency clock

The PF8100/PF8200 features a high frequency clock with nominal frequency of 20 MHz. Clock frequency is programmable over a range of ± 20 % via the CLK_FREQ[3:0] control bits.

15.8.3 Manual frequency tuning

The PF8100/PF8200 features a manual frequency tuning to set the switching frequency of the high frequency clock. The CLK_FREQ [3:0] bits allow a manual frequency tuning of the high frequency clock from16 MHz to 24 MHz.

If a frequency change of two or more steps is requested by a single I^2C command, the device performs a gradual frequency change passing through all steps in between with a 5.2 µs time between each frequency step. When the frequency reaches the programmed value, the FREQ_RDY_I asserts the INTB pin, provided it is not masked.

When the internal clock is used as the main frequency for the power generation, an internal frequency divider by 8 is used to generate the switching frequency for all the buck regulators. Adjusting the frequency of the high frequency clock allows for manual tuning of the switching frequencies for the buck regulators from 2.0 MHz to 3.0 MHz.

12-channel power management integrated circuit for high performance applications

CLK_FREQ[3:0]	High speed clock frequency [MHz]	Switching regulators frequency [MHz]
0000	20	2.500
0001	21	2.625
0010	22	2.750
0011	23	2.875
0100	24	3.000
0101	Not used	Not used
0110	Not used	Not used
0111	Not used	Not used
1000	Not used	Not used
1001	16	2.000
1010	17	2.125
1011	18	2.250
1100	19	2.375
1101	Not used	Not used
1110	Not used	Not used
1111	Not used	Not used

Table 60 Manual frequency tuning configuration

The default switching frequency is set by the OTP_CLK_FREQ[3:0] bits.

Manual tuning cannot be applied when frequency spread-spectrum or external clock synchronization is used. However, during external clock synchronization, it is recommended to program the CLK_FREQ[3:0] bits to match the external frequency as close as possible.

15.8.4 Spread-spectrum

The internal clock provides a programmable frequency spread spectrum with two ranges for narrow spread and wide spread to help manage EMC in the automotive applications.

- When the FSS_EN = 1, the frequency spread-spectrum is enabled.
- When the FSS_EN = 0, the frequency spread-spectrum is disabled.

The default state of the FSS_EN bit upon a power up can be configured via the OTP_FSS_EN bit.

The FSS_RANGE bit is provided to select the clock frequency range.

- When FSS_RANGE = 0, the maximum clock frequency range is ± 5 %.
- When FSS_RANGE = 1, the maximum clock frequency range is ±10 %.

The default value of the FSS_RANGE bit upon a power up can be configured via the OTP_FSS_RANGE bit.

The frequency spread-spectrum is performed at a 24 kHz modulation frequency when the internal high frequency clock is used to generate the switching frequency for the switching regulators. When the external clock synchronization is enabled, the spread-spectrum is disabled.

Figure 31 shows implementation of spread-spectrum for the two settings.

PF8100_PF8200	
Data sheet: advance info	ormation

12-channel power management integrated circuit for high performance applications




Figure 31. Spread-spectrum waveforms

If the frequency spread-spectrum is enabled, the switching regulators should be set in PWM mode to ensure clock synchronization at all time.

If the external clock synchronization is enabled, (SYNCIN_EN = 1), the spread spectrum is disabled regardless of the value of the FSS_EN bit.

15.8.5 Clock Synchronization

An external clock can be fed via the SYNCIN pin to synchronize the switching regulators to this external clock.

When the OTP_SYNCIN_EN = 0, the external clock synchronization is disabled. In this case, the PLL is disabled, and the device always uses the internal high frequency clock to generate the main frequency for the switching regulators.

When the OTP_SYNCIN_EN = 1, the external clock synchronization is enabled. In this case, the internal PLL is always enabled and it uses either the internal high frequency clock or the SYNCIN pin as it source to generate the main frequency for the switching regulators.

If the SYNCIN function is not used, the pin should be grounded. If the external clock is meant to start up after the PMIC has started, the SYNCIN pin must be maintained low until the external clock is applied.

The SYNCIN pin is prepared to detect clock signals with a 1.8 V or 3.3 V amplitude and within the frequency range set by the FSYNC_RANGE bit.

PF8100_PF8200		
Data shee	t: advance information	

12-channel power management integrated circuit for high performance applications

- When the FSYNC_RANGE = 0, the input frequency range at SYNCIN pin should be between 2000 kHz and 3000 kHz.
- When the FSYNC_RANGE = 1, the input frequency range at SYNCIN pin should be between 333 kHz and 500 kHz.

The OTP_FSYNC_RANGE bit is used to select the default frequency range accepted in the SYNCIN pin.

The external clock duty cycle at the SYNCIN pin should be between 40 % and 60 %. An input frequency in the SYNCIN pin outside the range defined by the FSYNC_RANGE bit is detected as invalid. If the external clock is not present or invalid, the device automatically switches to the internal clock and sets the FSYNC_FLT_I interrupt, which in turn asserts the INTB pin provided it is not masked.

The FSYNC_FLT_S bit is set to 1 as long as the input frequency is not preset or invalid, and it is cleared to 0 when the SYNCIN has a valid input frequency.

The device switches back to the external switching frequency only when both, the FSYNC_FLT_I interrupt has been cleared and the SYNCIN pin sees a valid frequency.

When the external clock is selected, the switching regulators should be set in PWM mode to ensure clock synchronization at all time.

The SYNCOUT pin is used to synchronize an external device to the PF8100/PF8200.

The SYNCOUT pin outputs the main frequency used for the switching regulators in the range of 2.0 MHz to 3.0 MHz. The SYNCOUT_EN bit can be used to enable or disable the SYNCOUT feature via I^2C during the system-on states.

- When SYNCOUT_EN = 0, the SYNCOUT feature is disabled and the pin is internally pulled to ground.
- When SYNCOUT_EN = 1, the SYNCOUT pin toggles at the base frequency used by the switching regulators.

The SYNCOUT function can be enabled or disabled by default by using the OTP_SYNCOUT_EN bit.

Table 70. Clock management specifications

All parameters are specified at $T_A = -40$ to 105 °C, unless otherwise noted. Typical values are characterized at $V_{IN} = 5.0$ V and $T_A = 25$ °C, unless otherwise noted.

Symbol	Description	Min	Тур	Мах	Unit	
Low frequency clo	ck	·			,	
I _{Q100KHz}	100 kHz clock quiescent current	—	_	3.0	μΑ	
f _{100KHzACC}	100 kHz clock accuracy	-5.0	_	5.0	%	
High frequency clo	High frequency clock					
f _{20MHz}	High frequency clock nominal frequency via CLK_FREQ[3:0] = 0000	_	20	_	MHz	
f _{20MzACC}	High frequency clock accuracy	-6.0	—	6.0	%	
t _{20MHzStep}	Clock step transition time Minimum time to transition from one frequency step to the next in manual tuning mode	_	5.2	_	hs	

PF8100; PF8200

12-channel power management integrated circuit for high performance applications

Symbol	Description	Min	Тур	Мах	Unit
FSS _{RANGE}	Spread-spectrum range FSS_RANGE= 0 via CLK_FREQ[3:0] Spread-spectrum is done around center frequency of 20 MHz	_	±5.0	_	%
FSS _{RANGE}	Spread-spectrum range FSS_RANGE= 1 via CLK_FREQ[3:0] Spread-spectrum is done around center frequency of 20 MHz	_	±10	_	%
FSS _{mod}	Spread spectrum frequency modulation	—	24		kHz
Clock synchron	ization				
f _{SYNCIN}	SYNCIN input frequency range FSYNC_RANGE = 0	2000	_	3000	kHz
f _{SYNCIN}	SYNCIN input frequency range FSYNC_RANGE = 1	333	_	500	kHz
f _{SYNCOUT}	SYNCOUT output frequency range via CLK_FREQ[3:0]	2000	_	3000	kHz
V _{SYNCINLO}	Input frequency low voltage threshold	—	—	0.3*VDDIO	V
V _{SYNCINHI}	Input frequency high voltage threshold	0.7*VDDIO	-	-	V
R _{PD_SYNCIN}	SYNCIN internal pull down resistance	0.475	1.0	_	MΩ
V _{SYNCOUTLO}	Output frequency low voltage threshold	0	_	0.4	V
V _{SYNCOUTHI}	Output frequency high voltage threshold	VDDIO - 0.5	—	—	V

15.9 Thermal monitors

The PF8100/PF8200 features ten temperature sensors spread around the die. These sensors are located at the following locations:

1. Center of die	6. Vicinity of SW5
2. Vicinity of SW1	7. Vicinity of SW6
3. Vicinity of SW2	8. Vicinity of SW7
4. Vicinity of SW3	9. Vicinity of LDO1-2
5. Vicinity of SW4	10. Vicinity of LDO3-4

The temperature sensor at the center of the die is used to generate the thermal interrupts and thermal shutdown.

The output of all temperature sensors are internally connected to the Analog MUX, allowing the user to read the raw voltage equivalent to the temperature on each sensor. The processor can read outputs of the other temperature sensors and take appropriate action (such as reduce loading, or turning off regulator) if the temperature exceeds desired limits at any point in the die.

<u>Figure 32</u> shows a high level block diagram of the thermal monitoring architecture in PF8100/PF8200.

PF8100_PF8200 Data sheet: advance information

12-channel power management integrated circuit for high performance applications




Figure 32. Thermal monitoring architecture


Table 71. Thermal monitor specifications

Symbol	Description ^[1]	Min	Тур	Мах	Unit
V _{IN}	Operating voltage range of thermal circuit	UVDET	—	5.5	V
TCOF	Thermal sensor coefficient	_	-3.5	—	mV/ºC
V _{TSROOM}	Thermal sensor voltage 24 °C	_	1.414	_	V
T _{SEN_RANGE}	Thermal sensor temperature range	-40	—	175	°C
V _{TEMP_MAX}	Thermal sensor output voltage range	0	—	1.8	V
T _{80C}	80 °C temperature threshold	70	80	90	°C
T _{95C}	95 °C temperature threshold	85	95	105	°C
T _{110C}	110 °C temperature threshold	100	110	120	°C
T _{125C}	125 °C temperature threshold	115	125	135	°C
T _{140C}	140 °C temperature threshold	130	140	150	°C
T1 _{55C}	155 °C temperature threshold	145	155	165	°C
T _{SD}	Thermal shutdown threshold	155	165	175	°C
T _{WARN_HYS}	Thermal threshold hysteresis	—	5.0	_	°C
T _{SD_HYS}	Thermal shutdown hysteresis	—	10	—	°C
t_temp_db	Debounce timer for temperature thresholds (bidirectional)	-	10	—	μs
t _{Sinterval}	Sampling interval time When TMP_MON_AON = 1	_	3.0	_	ms
t _{Swindow}	Sampling window When TMP_MON_AON = 1	_	450	_	μs

[1] Sensor temperature is calculated with the following formula: T [°C] = (V_{TSENSE} – 1.498 V) / TCOF, where V_{TSENSE} is the thermal sensor voltage measured on the corresponding AMUX channel.

PF8100_PF8200

12-channel power management integrated circuit for high performance applications





As the temperature crosses the thermal thresholds, the corresponding interrupts are set to notify the system. The processor may take appropriate action to bring down the temperature (either by turning off external regulators, reducing load, or turning on a fan).

A 5 °C hysteresis is implemented on a falling temperature in order to release the corresponding THERM x S signal. When the shutdown threshold is crossed, the PF8100/PF8200 initiates a thermal shutdown and it prevents from turning back on until the 15 °C thermal shutdown hysteresis is crossed as the device cools down.

The temperature monitor can be enabled or disabled via I²C with the TMP MON EN bit.

- When TMP MON EN = 0, the temperature monitor circuit is disabled.
- When TMP MON EN = 1, the temperature monitor circuit is enabled.

In the run state, the temperature sensor can operate in always on or sampling modes.

- When the TMP MON AON = 1, the device is always on during the run mode.
- When the TMP MON AON = 0, the device operates in sampling mode to reduce current consumption in the system. In sampling mode, the thermal monitor is turned on during 450 µs at a 3.0 ms sampling interval.

In the standby mode, the thermal monitor operates only in sampling mode as long as the TMP MON EN = 1

Bit(s)	Description
THERM_80_I, THERM_80_S, THERM_80_M	Interrupt, sense and mask bits for 80 °C threshold
THERM_95_I, THERM_95_S, THERM_95_M	Interrupt, sense and mask bits for 95 °C threshold
THERM_110_I, THERM_110_S, THERM_110_M	Interrupt, sense and mask bits for 110 °C threshold
THERM_125_I, THERM_125_S, THERM_125_M	Interrupt, sense and mask bits for 125 °C threshold
THERM_140_I, THERM_140_S, THERM_140_M	Interrupt, sense and mask bits for 140 °C threshold
THERM_155_I, THERM_155_S, THERM_155_M	Interrupt, sense and mask bits for 155 °C threshold
TMP_MON_EN	Disables temperature monitoring circuits when cleared

Table 72. Thermal monitor bit description	Table 72.	Thermal	monitor	bit	description	
---	-----------	---------	---------	-----	-------------	--

PF8100 PF8200 Data sheet: advance information

12-channel power management integrated circuit for high performance applications

Bit(s)	Description
TMP_MON_AON	When set, the temperature monitoring circuit is always ON.
	When cleared, the temperature monitor operates in sampling mode.

15.10 Analog multiplexer

A 24 channel Analog Multiplexer (AMUX) is provided to allow access to various internal voltages within the PMIC. The selected voltage is buffered and made available on the AMUX output pin during the system-on states.

When the AMUX_EN bit is 0, the AMUX block is disabled and the output remains pulled down to ground.

When the AMUX_EN bit is 1, the AMUX block is enabled and the system may select the channel to be read by using the AMUX_SEL[4:0] bits.

AMUX_EN	AMUX_SEL[4:0]	AMUX selection	Internal signal dividing ratio
0	XXXXX	AMUX disabled and pin pulled-down to ground	N/A
1	00000	AMUX disabled in high impedance mode	N/A
1	00001	VIN	4
1	00010	VSNVS	3.5
1	00011	LICELL	3
1	00100	SW1_FB	1.25 (1.8 V setting) 1 (all other settings)
1	00101	SW2_FB	1.25 (1.8 V setting) 1 (All other settings)
1	00110	SW3_FB	1.25 (1.8 V setting) 1 (all other settings)
1	00111	SW4_FB	1.25 (1.8 V setting) 1 (all other settings)
1	01000	SW5_FB	1.25 (1.8 V setting) 1 (all other settings)
1	01001	SW6_FB	1.25 (1.8 V setting) 1 (all other settings)
1	01010	SW7_FB	10/3.5 = 2.86
1	01011	LDO1	10/3 = 3.33
1	01100	LDO2	10/3 = 3.33
1	01101	LDO3	10/3 = 3.33
1	01110	LDO4	10/3 = 3.33
1	01111	TEMP_IC	1
1	10000	TEMP_SW1	1
1	10001	TEMP_SW2	1
1	10010	TEMP_SW3	1
1	10011	TEMP_SW4	1

Table 73. AMUX channel selection

PF8100_PF8200

Data sheet: advance information

AMUX_EN	AMUX_SEL[4:0]	AMUX selection	Internal signal dividing ratio
1	10100	TEMP_SW5	1
1	10101	TEMP_SW6	1
1	10110	TEMP_SW7	1
1	10111	TEMP_LDO1_2	1
1	11000	TEMP_LDO3_4	1
1	11001 to 11111	Reserved	N/A

All selectable Input signals are conditioned internally to fall within an operating output range from 0.3 V to 1.65 V, However, the AMUX pin is clamped to a maximum 2.5 V.

Table 74. AMUX specifications

Symbol	Description	Min	Тур	Мах	Unit
V _{IN}	Operational voltage	UVDET	—	5.5	V
I _{REF}	Current reference range	0.95	1.0	1.05	μA
V _{OFFSET}	AMUX output voltage offset (input to output)	-6.25	—	6.25	mV
I _{QAMUX}	AMUX quiescent current	—	110	—	μA
t _{AMUX_ON}	AMUX settling time (off to channel transition) Max step size of 1.8 V; output cap 150 pF	_	_	50	μs
t _{AMUX_CHG}	AMUX settling time (channel to channel transition) Max step size of 1.8 V; output cap 150 pF	_	_	50	μs
V _{CLAMP}	AMUX clamping voltage	1.8	2.5	3.1	V
RA _{DIV_CH1}	Channel 1 Internal divider ratio Input source = VIN	3.97	4.0	4.05	—
RA _{DIV_CH2}	Channel 2 internal divider ratio Input source = VSNVS	3.48	3.5	3.54	—
RA _{DIV_CH3}	Channel 3 internal divider ratio Input source = LICELL	2.98	3.0	3.04	_
RA _{DIV_CH4_9}	Channel 4 to 9 internal divider ratio Input source = Type 1 Regulators at 1.8 V configuration	1.241	1.25	1.267	_
RA _{DIV_CH10}	Channel 10 internal divider ratio Input source = Type 2 Regulator	2.85	2.86	2.91	—
RA _{DIV_CH10_14}	Channel 11 to 14 internal divider ratio Input source = LDO regulators	3.32	3.35	3.39	_

15.11 Watchdog event management

A watchdog event may be started in two ways:

- The WDI pin toggles low due to a watchdog failure on the MCU
- The internal watchdog expiration counter reach the maximum value the WD timer is allowed to expire

A watchdog event initiated by the WDI pin may perform a hard WD reset or a soft WD reset as defined by the WDI_MODE bit. A watchdog event initiated by the internal watchdog always performs a hard WD reset.

15.11.1 Internal watchdog timer

The Internal WD timer counts up and it expires when it reaches the value in the WD_DURATION[3:0] register. When the WD timer starts counting, the WD_CLEAR flag is set to 1. Clearing the WD_CLEAR flag within the valid window is interpreted as a successful watchdog refresh and the WD timer gets reset. The MCU must write a 1 to clear the WD_CLEAR flag.

The WD timer is reset when device goes into any of the off modes and does not start counting until RESETBMCU is deasserted in the next power up sequence.

The OTP_WD_DURATION[3:0] selects the initial configuration for the watchdog window duration between 1.0 ms and 32768 ms (typical values).

The watchdog window duration can change during the system-on states by modifying the WD_DURATION[3:0] bits on the functional register map. If the WD_DURATION[3:0] bits get changed during the system-on states, the WD timer is reset.

WD_DURATION[3:0]	Watchdog timer duration (ms)
0000	1
0001	2
0010	4
0011	8
0100	16
0101	32
0110	64
0111	128
1000	256
1001	512
1010	1024
1011	2048
1100	4096
1101	8192
1110	16384
1111	32768

 Table 75. Watchdog duration register


The WD_EXPIRE_CNT[2:0] counter is used to ensure no cyclic watchdog condition occurs. When the WD_CLEAR flag is cleared successfully before the WD timer expires, the WD_EXPIRE_CNT[2:0] is decreased by 1. Every time the WD timer is not successfully refreshed, it gets reset and starts a new count and the WD_EXPIRE_CNT[2:0] is increased by 2.

If WD_EXPIRE_CNT[2:0] = WD_MAX_EXPIRE[2:0], a WD event is initiated. The default maximum amount of time the watchdog can expire before starting a WD Reset, is set by the OTP_WD_MAX_EXPIRE[2:0]. Writing a value less than or equal to 0x02 on the OTP_WD_MAX_EXPIRE causes the watchdog event to be initiated, as soon as the WD Timer expires for the first time.

The OTP_WDWINDOW bit selects whether the watchdog is singled ended or window mode.

PF8100_PF8200	
Data sheet: advance	information

- When OTP_WDWINDOW = 0, the WD_CLEAR flag can be cleared within 100 % of the watchdog timer.
- When OTP_WDWINDOW = 1, the WD_CLEAR flag can only be cleared within the second half of the programmed watchdog timer. Clearing the WD_CLEAR flag within the first half of the watchdog window is interpreted as a failure to refresh the watchdog.



The watchdog function can be enabled or disabled by writing the WD_EN bit on the I^2C register map. When the I2C_SECURE_EN = 1, a secure write must be performed to change the WD_EN bit.

- When WD_EN = 0 the internal watchdog timer operation is disabled.
- When WD_EN = 1 the internal watchdog timer operation is enabled.

The OTP_WD_EN bit is used to select the default status of the watchdog counter upon power up.

The watchdog function can be programmed to be enabled or disabled during the standby state by writing the WD_STBY_EN bit on the I²C register map. When the I2C_SECURE_EN = 1, a secure write must be performed to modify the WD_STBY_EN bit.

- When WD_STBY_EN = 0 the internal watchdog timer operation during standby is disabled.
- When WD_STBY_EN = 1 the internal watchdog timer operation during standby is enabled.

PF8100_PF8200
Data sheet: advance information

12-channel power management integrated circuit for high performance applications

The OTP_WD_STBY_EN bit selects whether the watchdog is active in standby mode by default or not.

15.11.2 Watchdog reset behaviors

When a watchdog event is started, a watchdog (WD) reset is performed. There are two types of watchdog reset:

- · Soft WD reset
- Hard WD reset

A soft WD reset is used as a safe way for the MCU to force the PMIC to return to a known default configuration without forcing a POR Reset on the MCU. During a soft WH reset, the RESETBMCU remains deasserted all the time.

Upon a soft WD reset, a partial OTP register re-load is performed on the registers as shown in <u>Table 76</u>.

Table	76.	Soft	WD	register	reset
-------	-----	------	----	----------	-------

Tuble 70. Colt WD register		
Bit name	Register	Bits
Configuration registers		
STANDBYINV	CTRL2	2
RUN_PG_GPO	CTRL2	1
STBY_PG_GPO	CRTL2	0
RESETBMCU_SEQ[7:0]	RESETBMCU PWRUP	7:0
PGOOD_SEQ[7:0]	PGOOD PWRUP	7:0
WD_EN	CTRL1	3
WD_DURATION[3:0]	WD CONFIG	3:0
WD_STBY_EN	CTRL1	2
WDI_STBY_ACTIVE	CTRL1	1
SW registers		
SWx_WDBYPASS	SWx CONFIG1	1
SWx_PG_EN	SWx CONFIG1	0
SWxDVS_RAMP	SWx CONFIG2	5
SWxILIM[1:0]	SWx CONFIG2	4:3
SWxPHASE[2:0]	SWx CONFIG2	2:0
SWx_SEQ[7:0]	SWx PWRUP	7:0
SWx_PDGRP[1:0]	SWx MODE	5:4
SWx_STBY_MODE [1:0]	SWx MODE	3:2
SWx RUN_MODE [1:0]	SWx MODE	1:0
VSWx_RUN [7:0]	SWx RUN VOLT	7:0
VSWx_STBY [7:0]	SWx STBY VOLT	7:0
VSW7 [4:0]	SW7 VOLT	4:0
SW6_VTTEN	SW6_CONFIG2	6
LDO registers		
LDOx_WDBYPASS	LDOx CONFIG1	1
LDOx_PG_EN	LDOx CONFIG1	0

PF8100_PF8200

Data sheet: advance information

12-channel power management integrated circuit for high performance applications

Bit name	Register	Bits	
LDOx_PDGRP[1:0]	LDOx CONFIG2	6:5	
LDO2HW_EN	LDO2 CONFIG2	4	
VSELECT_EN	LDO2 CONFIG2	3	
LDOxLS	LDOx CONFIG2	2	
LDOx_RUN_EN	LDOx CONFIG2	1	
LDOx_STBY_EN	LDOx CONFIG2	0	
LDOx_SEQ [7:0]	LDOx PWRUP	7:0	
VLDOx_RUN[3:0]	LDOx RUN VOLT	3:0	
VLDOx_STBY[3:0]	LDOx STBY VOLT	3:0	

A soft WD reset may require all or some regulators to be reset to their default OTP configuration. In the event a regulator is required to keep its current configuration during a soft WD reset, a watchdog bypass bit is provided for each regulator (SWx_WDBYPASS / LDOx_WDBYPASS).


- When the WDBYPASS = 0, the watchdog bypass is disabled and the output of the corresponding regulator is returned to its default OTP value during the soft WD reset.
- When the WDBYPASS = 1, the watchdog bypass is enabled and the output of the corresponding regulator is not affected by the soft WD reset, keeping its current configuration.

During a soft WD reset, only regulators that are activated in the power up sequence go back to their default voltage configuration if their corresponding WDBYPASS = 0.

Switching regulators returning to their default voltages configuration, will gradually reach the new output voltage using its DVS configuration. LDO regulators returning to their default configuration, will change to the default output voltage configuration instantaneously. Regulators with WDBYPASS = 0 and which are not activated during the power up sequence will turn off immediately.

After all output voltages, have transitioned to their corresponding default values, the device waits for at least 30 µs before returning to the run state and announces it has finalized the soft WD reset by asserting the INTB pin, provided the WDI_I interrupt is not masked.

12-channel power management integrated circuit for high performance applications



A hard WD reset is used to force a system power-on reset when the MCU has becomes unresponsive. In this scenario, a full OTP register reset is performed.

During a hard WD reset, the device turn off all regulators and deassert RESETBMCU as indicated by the power down sequence. If PGOOD is programmed as a GPO and configured as part of the power up sequence, it will also be disabled accordingly.

After all regulator's outputs have gone through the power down sequence and the power down delay is finished, the device waits for 30 μ s before reloading the default OTP configuration and gets ready to start a power up sequence if the XFAILB pin is not held low externally.





Figure 36. Hard WD reset behavior

After a WD reset, the PMIC may enter the standby state depending on the status of STANDBY pin.

Every time a WD event occurs, the WD_EVENT_CNT[3:0] nibble is incremented. To prevent continuous failures, if the WD_EVENT_CNT[3:0] = WD_MAX_CNT[3:0] the state machine will proceed to the fail-safe transition. The MCU is expected to clear the WD_EVENT_CNT[3:0] when it is able to do so in order to keep proper operation. Upon power up, the WD_MAX_CNT[3:0] is loaded with the values on the OTP_WD_MAX_CNT[3:0] bits.

Every time the device passes through the off states, the WD_EVENT_CNT[3:0] is reset to 0x00, to ensure the counter has a fresh start after a device power down.



16 I²C register map

The PF8100/PF8200 provide a complete set of registers for control and diagnostics of the PMIC operation. The configuration of the device is done at two different levels.

At first level, the OTP Mirror registers provide the default hardware and software configuration for the PMIC upon power up. These are one time programmable and should be defined during the system development phase, and are not meant to be modified during the application. See <u>Section 17 "OTP/TBB and default configurations"</u> for more details on the OTP configuration feature.

At a second level, the PF8100/PF8200 provides a set of functional registers intended for system configuration and diagnostics during the system operation. These registers are accessible during the system-on states and can be modified at any time by the System Control Unit.

PF8100_PF8200
Data sheet: advance information

12-channel power management integrated circuit for high performance applications

The device ID register provides general information about the PMIC.

- DEVICE_FAM[3:0]: indicates the PF8x00 family of devices 0100 (fixed)
- DEVICE_ID[3:0]: provides the device type identifier 0000 = PF8100 1000 = PF8200

Registers 0x02 and 0x03 provide a customizable program ID registers to identify the specific OTP configuration programmed in the part.

- EMREV (Address 0x02): contains the MSB bits PROG_ID[8:11]
- PROG_ID (Address 0x03): contains the LSB bit PROG_ID[7:0]

16.1 PF8200 functional register map

	RESET SIGNALS		R/W types				
UVDET	Reset when VIN crosses UVDET threshold	R	Read only				
OFF_OTP	Bits are loaded with OTP values (mirror register)	R/W	Read and Write				
OFF_TOGGLE	Reset when device goes to OFF mode	RW1C	Read, Write a 1 to clear				
SC	Self-clear after write	R/SW	Read/Secure Write				
NO_VSNVS	Reset when BOS has no valid input VIN < UVDET and coin cell < 1.8 V (VSNVS not present)	R/TW	Read/Write on TBB only				

AD DR	Register Name	R/W	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	
00	DEVICE ID	R		DEVIC	E_FAM[3:0]			DEVICE	E_ID[3:0]]	
01	REV ID	R		FULL_LA	YER_REV[3:0]			METAL_LAY	'ER_REV[3:0]		
02	EMREV	R		PRO	G_ID[11:8]		—		EMREV[2:0]		
03	PROG ID	R				PRO	G_ID[7:0]				
04	INT STATUS1	RW1C	SDWN_I	FREQ_RDY_I	CRC_I	PWRUP_I	PWRDN_I	XINTB_I	FSOB_I	VIN_OVLO_I	
05	INT MASK1	R/W	SDWN_M	FREQ_RDY_M	CRC_M	PWRUP_M	PWRDN_M	XINTB_M	FSOB_M	VIN_OVLO_M	
06	INT SENSE1	R	—	—	—	-	-	XINTB_S	FSOB_S	VIN_OVLO_S	
07	THERM INT	RW1C	WDI_I	FSYNC_FLT_I	THERM_155_I	THERM_140_I	THERM_125_I	THERM_110_I	THERM_95_I	THERM_80_I	
08	THERM MASK	R/W	WDI_M	FSYNC_FLT_M	THERM_155_M	THERM_140_M	THERM_125_M	THERM_110_M	THERM_95_M	THERM_80_M	
09	THERM SENSE	R	WDI_S	FSYNC_FLT_S	THERM_155_S	THERM_140_S	THERM_125_S	THERM_110_S	THERM_95_S	THERM_80_S	
0A	SW MODE INT	RW1C	—	SW7_MODE_I	SW6_MODE_I	SW5_MODE_I	SW4_MODE_I	SW3_MODE_I	SW2_MODE_I	SW1_MODE_I	
0B	SW MODE MASK	R/W	—	SW7_MODE_M	SW6_MODE_M	SW5_MODE_M	SW4_MODE_M SW3_MODE_M SW2_MODE_M SW1_MODE_M				
12	SW ILIM INT	RW1C	—	SW7_ILIM_I	SW6_ILIM_I	SW5_ILIM_I	SW4_ILIM_I	SW3_ILIM_I	SW2_ILIM_I	SW1_ILIM_I	
13	SW ILIM MASK	R/W	-	SW7_ILIM_M	SW6_ILIM_M	SW5_ILIM_M	SW4_ILIM_M	SW3_ILIM_M	SW2_ILIM_M	SW1_ILIM_M	
14	SW ILIM SENSE	R	-	SW7_ILIM_S	SW6_ILIM_S	SW5_ILIM_S	SW4_ILIM_S	SW3_ILIM_S	SW2_ILIM_S	SW1_ILIM_S	
15	LDO ILIM INT	RW1C	_	-	—	-	LDO4_ILIM_I	LDO3_ILIM_I	LDO2_ILIM_I	LDO1_ILIM_I	
16	LDO ILIM MASK	R/W	-	—	—	—	LDO4_ILIM_M	LDO3_ILIM_M	LDO2_ILIM_M	LDO1_ILIM_M	
17	LDO ILIM SENSE	R	—	—	—	—	LDO4_ILIM_S	LDO3_ILIM_S	LDO2_ILIM_S	LDO1_ILIM_S	
18	SW UV INT	RW1C	—	SW7_UV_I	SW6_UV_I	SW5_UV_I	SW4_UV_I	SW3_UV_I	SW2_UV_I	SW1_UV_I	
19	SW UV MASK	R/W	_	SW7_UV_M	SW6_UV_M	SW5_UV_M	SW4_UV_M	SW3_UV_M	SW2_UV_M	SW1_UV_M	
1A	SW UV SENSE	R	-	SW7_UV_S	SW6_UV_S	SW5_UV_S	SW4_UV_S	SW3_UV_S	SW2_UV_S	SW1_UV_S	
1B	SW OV INT	RW1C	_	SW7_OV_I	SW6_OV_I	SW5_OV_I	SW4_OV_I	SW3_OV_I	SW2_OV_I	SW1_OV_I	
1C	SW OV MASK	R/W	—	SW7_OV_M	SW6_OV_M	SW5_OV_M	SW4_OV_M	SW3_OV_M	SW2_OV_M	SW1_OV_M	
1D	SW OV SENSE	R	_	SW7_OV_S	SW6_OV_S	SW5_OV_S	SW4_OV_S	SW3_OV_S	SW2_OV_S	SW1_OV_S	
1E	LDO UV INT	RW1C	_	—	—	-	LDO4_UV_I	LDO3_UV_I	LDO2_UV_I	LDO1_UV_I	
1F	LDO UV MASK	R/W	-	—	—	-	LDO4_UV_M	LDO3_UV_M	LDO2_UV_M	LDO1_UV_M	
20	LDO UV SENSE	R	—	—	—	-	LDO4_UV_S	LDO3_UV_S	LDO2_UV_S	LDO1_UV_S	

PF8100_PF8200

All information provided in this document is subject to legal disclaimers.

Data sheet: advance information

PF8100; PF8200

12-channel power management integrated circuit for high performance applications

AD DR	Register Name	R/W	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0		
21	LDO OV INT	RW1C	-	-	-	-	LDO4_OV_I	LDO3_OV_I	LDO2_OV_I	LDO1_OV_I		
22	LDO OV MASK	R/W	-	-	-	-	LDO4_OV_M	LDO3_OV_M	LDO2_OV_M	LDO1_OV_M		
23	LDO OV SENSE	R	-	-	-	-	LDO4_OV_S	LDO3_OV_S	LDO2_OV_S	LDO1_OV_S		
24	PWRON INT	RW1C	BGMON_I	PWRON_8S_I	PWRON_4S_I	PRON_3S_I	PWRON_2S_I	PWRON_1S_I	PWRON_REL_I	PWRON_PUSH_I		
25	PWRON MASK	R/W	BGMON_M	PWRON_8S_M	PWRON_4S_M	PRON_3S_M	PWRON_2S_M	PWRON_1S_M	PWRON_REL_M	PWRON_PUSH_M		
26	PWRON SENSE	R	BGMON_S	-	-	-	—	-	-	PWRON_S		
27	SYS INT	R	EWARN_I	PWRON_I	OV_I	UV_I	ILIM_I	MODE_I	STATUS2_I	STATUS1_I		
29	HARD FAULT FLAGS	RW1C	-	-	-	-	PU_FAIL	WD_FAIL	REG_FAIL	TSD_FAIL		
2A	FSOB FLAGS	R/SW	-	-	-	FSOB_ASS_NOK	FSOB_SFAULT _NOK	FSOB_WDI_NOK	FSOB_WDC_NOK	FSOB_HFAULT_ NOK		
2B	FSOB SELECT	R/W	-	-	-	-	FSOB_SOFTFAULT	FSOB_WDI	FSOB_WDC	FSOB_HARDFAULT		
2C	ABIST OV1	R/SW	-	AB_SW7_OV	AB_SW6_OV	AB_SW5_OV	AB_SW4_OV	AB_SW3_OV	AB_SW2_OV	AB_SW1_OV		
2D	ABIST OV2	R/SW	-	-	-	-	AB_LDO4_OV	AB_LDO3_OV	AB_LDO2_OV	AB_LDO1_OV		
2E	ABIST UV1	R/SW	-	AB_SW7_UV	AB_SW6_UV	AB_SW5_UV	AB_SW4_UV	AB_SW3_UV	AB_SW2_UV	AB_SW1_UV		
2F	ABIST UV2	R/SW	-	-	-	-	AB_LDO4_UV	AB_LDO3_UV	AB_LDO2_UV	AB_LDO1_UV		
30	TEST FLAGS	R/TW	-	-	-	LDO2EN_S	VSELECT_S	STEST_NOK	TRIM_NOK	OTP_NOK		
31	ABIST RUN	R/SW	-	-	-	-	-	-	-	AB_RUN		
33	RANDOM GEN	R				RANDO	M_GEN[7:0]					
34	RANDOM CHK	R/W			RANDOM_CHK[7:0]							
35	VMONEN1	R/SW	_	SW7VMON EN	SW6VMON EN	SW5VMON EN	SW4VMON EN	SW3VMON EN	SW2VMON EN	SW1VMON EN		

34	RANDOW CHK	R/VV		KANDOM_CHK[7.0]						
35	VMONEN1	R/SW	—	SW7VMON_EN	SW6VMON_EN	SW5VMON_EN	SW4VMON_EN	SW3VMON_EN	SW2VMON_EN	SW1VMON_EN
36	VMONEN2	R/SW	-	—	—	—	LDO4VMON_EN	LDO3VMON_EN	LDO2VMON_EN	LDO1VMON_EN
37	CTRL1	R/SW	VIN_OVLO_EN	VIN_OVLO_SDWN	-	TMP_MON_EN	WD_EN	WD_STBY_EN	WDI_STBY_ACTIVE	I2C_SECURE_EN
38	CTRL2	R/W	VIN_OVL	.O_DBNC[1:0]	-	TMP_MON_AON	LPM_OFF	STANDBYINV	RUN_PG_GPO	STBY_PG_GPO
39	CTRL3	R/W	OV_DB[1:0] UV_DB[1:0]		UV_DB[1:0]			-	PMIC_OFF	INTB_TEST
3A	PWRUP CTRL	R/W	-	PWRDWN_MODE	PGOOD_P	DGRP[1:0]	RESETBMCU	PDGRP[1:0]	SEQ_TB	ASE[1:0]

3C	RESETBMCU PWRUP	R/W		RESETBMCU_SEQ[7:0]								
3D	PGOOD PWRUP	R/W				PGOO	D_SEQ[7:0]					
3E	PWRDN DLY1	R/W	GRP4	4_DLY[1:0]	GRP3_I	DLY[1:0]	GRP2_	DLY[1:0]	GRP1_[DLY[1:0]		
ЗF	PWRDN DLY2	R/W	-	-	—	—	—	-	RESETBMCU_DLY[1:	0]		
40	FREQ CTRL	R/W	SYNCOUT_EN	FSYNC_RANGE	FSS_EN	FSS_RANGE		CLK_FF	REQ[3:0]			
41	COINCELL CTRL	R/W	-	-	COINCHG_EN	COINCHG_OFF		VCOI	N[3:0]			
42	PWRON	R/W	-	-	-	PWRON_L	DBNC [1:0]	PWRON_RST_EN	TRESE	ET[1:0]		
43	WD CONFIG	R/W	—	-	-	—	WD_DURATION[3:0]					
44	WD CLEAR	R/W1C	-	-	-	—	-	-	-	WD_CLEAR		
45	WD EXPIRE	R/W	-		WD_MAX_EXPIRE[2:0]	1	—		WD_EXPIRE_CNT[2:0]			
46	WD COUNTER	R/W		WD_MA	AX_CNT [3:0]			WD_EVEN	T_CNT [3:0]			
47	FAULT COUNTER	R/W		FAULT_I	MAX_CNT[3:0]			FAULT_	CNT [3:0]			
48	FSAFE COUNTER	R/W	-	-	-	-		FS_CM	NT [3:0]			
49	FAULT TIMERS	R/W	-	-	—	—		TIMER_F	AULT[3:0]			
4A	AMUX	R/W	—	-	AMUX_EN			AMUX_SEL [4:0]				

4D	SW1 CONFIG1	R/W	SW1_UV_ BYPASS	SW1_OV_BYPASS	SW1_ILIM_BYPASS	SW1_UV_STATE	SW1_OV_STATE	SW1_ILIM_STATE	SW1_WDBYPASS	SW1_PG_EN
4E	SW1 CONFIG2	R/W	SW1_FLT_REN	-	SW1DVS_RAMP	SW1ILIM[1:0]		SW1PHASE[2:0]		
4F	SW1 PWRUP	R/W				SW1	_SEQ[7:0]			
50	SW1 MODE	R/W	-	- SW1_PDGRP[1:0] SW1_STBY_MODE[1:0] SW1_RUN_MODE[1:0]				0]		
51	SW1 RUN VOLT	R/W				VSW	1_RUN[7:0]			
52	SW1 STBY VOLT	R/W				VSW1	_STBY[7:0]			
										_
55	SW2 CONFIG1	R/W	SW2_UV_ BYPASS	SW2_OV_BYPASS	SW2_ILIM_BYPASS	SW2_UV_STATE	SW2_OV_STATE	SW2_ILIM_STATE	SW2_WDBYPASS	SW2_PG_EN
56	SW2 CONFIG2	R/W	SW2_FLT_REN	-	SW2DVS_RAMP	SW2ILIM[1:0]			SW2PHASE[2:0]	

Date	a shoot: adv	anco in	formation	ation $Poy = 5.0 - 1.0$ ot obser 2018				
PF810	0_PF8200			All inf	ormation provided in this document is subject	to legal disclaimers.	© NXP B.V. 2018. All rights reserved.	
5A	SW2 STBY VOLT	R/W			VSW	2_STBY[7:0]		
59	SW2 RUN VOLT	R/W			VSN	/2_RUN[7:0]		
58	SW2 MODE1	R/W	-	—	SW2_PDGRP[1:0]	SW2_STBY_MODE[1:0]	SW2_RUN_MODE[1:0]	
57	SW2 PWRUP	R/W			SW	2_SEQ[7:0]		

PF8100; PF8200

12-channel power management integrated circuit for high performance applications

	Register Name	R/W	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
					1					
δD	SW3 CONFIG1	R/W	SW3_UV_ BYPASS	SW3_OV_BYPASS	SW3_ILIM_BYPASS	SW3_UV_STATE	SW3_OV_STATE	SW3_ILIM_STATE	SW3_WDBYPASS	SW3_PG_EN
E	SW3 CONFIG2	R/W	SW3_FLT_REN	—	SW3DVS_RAMP	SW3IL	.IM[1:0]		SW3PHASE[2:0]	
iΕ	SW3 PWRUP	R/W				SW3	_SEQ[7:0]			
60	SW3 MODE1	R/W	-	—	SW3_PD	GRP[1:0]	SW3_STBY	_MODE[1:0]	SW3_RUN	_MODE[1:0]
61	SW3 RUN VOLT	R/W				VSW	3_RUN[7:0]			
62	SW3 STBY VOLT	R/W	_			VSW3	_STBY[7:0]			_
0.5		DAV	00044			0444 484 07475	0144 014 07475			
65	SW4 CONFIG1	R/W	SW4_UV_ BYPASS	SW4_OV_BYPASS	SW4_ILIM_BYPASS	SW4_UV_STATE	SW4_OV_STATE	SW4_ILIM_STATE	SW4_WDBYPASS	SW4_PG_EN
66	SW4 CONFIG2	R/W	SW4_FLT_REN	-	SW4DVS_RAMP	SW4ILIM[1:0]			SW4PHASE[2:0]	_
67	SW4 PWRUP	R/W				SW4	_SEQ[7:0]			
68	SW4 MODE1	R/W	-	—	SW4_PD	GRP[1:0]	SW4_STBY	_MODE[1:0]	SW4_RUN	_MODE[1:0]
69	SW4 RUN VOLT	R/W				VSW	4_RUN[7:0]			
6A	SW4 STBY VOLT	R/W				VSW4	_STBY[7:0]			
6D	SW5 CONFIG1	R/W	SW5_UV_ BYPASS	SW5_OV_BYPASS	SW5_ILIM_BYPASS	SW5_UV_STATE	SW5_OV_STATE	SW5_ILIM_STATE	SW5_WDBYPASS	SW5_PG_EN
θE	SW5 CONFIG2	R/W	SW5_FLT_REN	-	SW5DVS_RAMP	SW5IL	.IM[1:0]		SW5PHASE[2:0]	
ôF	SW5 PWRUP	R/W					_SEQ[7:0]			-
70	SW5 MODE1	R/W		_	SW5_PDGRP[1:0]		SW5_STBY_MODE[1	:01	SW5 RUN MODE[1:	01
71	SW5 MODET	R/W		1		1/51//	5_RUN[7:0]			
72		R/W								-
12	SW5 STBY VOLT	rt/vV				VSWE	5_STBY[7:0]			
75	SW6 CONFIG1	R/W	SW6_UV_	SW6_OV_BYPASS	SW6_ILIM_BYPASS	SW6_UV_STATE	SW6_OV_STATE	SW6_ILIM_STATE	SW6_WDBYPASS	SW6_PG_EN
70		DAM	BYPASS						014/05/14/05/0 01	
76	SW6 CONFIG2	R/W	SW6_FLT_REN	SW6_VTTEN	SW6DVS_RAMP	SW6ILIM[1:0]			SW6PHASE[2:0]	_
77	SW6 PWRUP	R/W		1		SW6	_SEQ[7:0]			
78	SW6 MODE1	R/W	-	-	SW6_PDGRP[1:0]			_MODE[1:0]	SW6_RUN	_MODE[1:0]
79	SW6 RUN VOLT	R/W				VSW	6_RUN[7:0]			
7A	SW6 STBY VOLT	R/W				VSWe	_STBY[7:0]			_
		,								
7D	SW7 CONFIG1	R/W	SW7_UV_ BYPASS	SW7_OV_BYPASS	SW7_ILIM_BYPASS	SW7_UV_STATE	SW7_OV_STATE	SW7_ILIM_STATE	SW7_WDBYPASS	SW7_PG_EN
		DAV				01/7/			014/75114.05/0.01	
7E	SW7 CONFIG2	R/W	SW7_FLT_REN	_	_		.IM[1:0]		SW7PHASE[2:0]	_
7F	SW7 PWRUP	R/W				5007	_SEQ[7:0]			
80	SW7 MODE1	R/W	-	_	SW7_PDGRP[1:0]		SW/_SIBY	_MODE[1:0]	SW/_RUN	_MODE[1:0]
81	SW7 RUN VOLT	R/W	-	-	-			VSW7[4:0]		_
	r	1				1		1		_
85	LDO1 CONFIG1	R/W	LDO1_UV_ BYPASS	LDO1_OV_BYPASS	LDO1_ILIM_ BYPASS	LDO1_UV_STATE	LDO1_OV_STATE	LDO1_ILIM_STATE	LDO1_WDBYPASS	LDO1_PG_EN
	LDO1 CONFIG2	R/W	LDO1_FLT_	LDO1_PE		_	_	_	LDO1_RUN_EN	LDO1_STBY_E
86			REN	20011						
86						-				
86 87	LDO1 PWRUP	R/W				LDO	1_SEQ[7:0]			
86 87 88	LDO1 PWRUP LDO1 RUN VOLT	R/W R/W		_	-	LDO ⁻	1_SEQ[7:0]	VLDO1_	RUN[3:0]	
87 88	LDO1 RUN VOLT LDO1 STBY			-	-		1_SEQ[7:0]		RUN[3:0] STBY[3:0]	
87 88	LDO1 RUN VOLT	R/W	_			-	1_SEQ[7:0]		· · ·	
87 88 89	LDO1 RUN VOLT LDO1 STBY VOLT	R/W R/W		-	-	-		VLDO1_3	STBY[3:0]	
87 88 89	LDO1 RUN VOLT LDO1 STBY	R/W	 LD02_UV_		LD02_ILIM_	-	LD02_OV_STATE		· · ·	LDO2_PG_EN
87 88 89 88	LDO1 RUN VOLT LDO1 STBY VOLT LDO2 CONFIG1	R/W R/W	LDO2_UV_ BYPASS	LDO2_OV_BYPASS	LDO2_ILIM_ BYPASS	 LD02_UV_STATE	LD02_OV_STATE	VLDO1_	LDO2_WDBYPASS	
87 88 89 88	LDO1 RUN VOLT LDO1 STBY VOLT	R/W R/W	 LD02_UV_	LDO2_OV_BYPASS	LD02_ILIM_	-		VLDO1_3	STBY[3:0]	
87 88 89 89 88 88	LDO1 RUN VOLT LDO1 STBY VOLT LDO2 CONFIG1	R/W R/W	LDO2_UV_ BYPASS LDO2_FLT_	LDO2_OV_BYPASS	LDO2_ILIM_ BYPASS	LDO2_UV_STATE	LD02_OV_STATE	VLDO1_	LDO2_WDBYPASS	
87 88 89 88 88 88 80	LDO1 RUN VOLT LDO1 STBY VOLT LDO2 CONFIG1 LDO2 CONFIG2	R/W R/W R/W	LDO2_UV_ BYPASS LDO2_FLT_	LDO2_OV_BYPASS	LDO2_ILIM_ BYPASS	LDO2_UV_STATE	LD02_0V_STATE VSELECT_EN	VLDO1_	LDO2_WDBYPASS	
87 88 89 88 88 88 80 80 88	LDO1 RUN VOLT LDO1 STBY VOLT LDO2 CONFIG1 LDO2 CONFIG2 LDO2 PWRUP LDO2 RUN VOLT	R/W R/W R/W R/W R/W	LDO2_UV_ BYPASS LDO2_FLT_ REN	LDO2_OV_BYPASS	LDO2_ILIM_ BYPASS JGRP[1:0]	 LDO2_UV_STATE LDO2HW_EN LDO2	LD02_0V_STATE VSELECT_EN	VLDO1_ LDO2_ILIM_STATE VLDO2_	LDO2_WDBYPASS LDO2_RUN_EN RUN[3:0]	
87 88 89 88 88 88 80 80 88	LDO1 RUN VOLT LDO1 STBY VOLT LDO2 CONFIG1 LDO2 CONFIG2 LDO2 PWRUP	R/W R/W R/W R/W	LDO2_UV_ BYPASS LDO2_FLT_ REN	LD02_0V_BYPASS LD02_Pt	LDO2_ILIM_ BYPASS DGRP[1:0]	LDO2_UV_STATE	LD02_0V_STATE VSELECT_EN	VLDO1_ LDO2_ILIM_STATE VLDO2_	LDO2_WDBYPASS	
87 88 89 88 88 88 88 88 88 88	LDO1 RUN VOLT LDO1 STBY VOLT LDO2 CONFIG1 LDO2 CONFIG2 LDO2 PWRUP LDO2 RUN VOLT LDO2 STBY VOLT	R/W R/W R/W R/W R/W R/W	LDO2_UV_ BYPASS LDO2_FLT_ REN 	LD02_OV_BYPASS LD02_PU	LDO2_ILIM_ BYPASS DGRP[1:0]	 LD02_UV_STATE LD02HW_EN LD02 	LDO2_OV_STATE VSELECT_EN 2_SEQ[7:0]	VLD01_I	LDO2_WDBYPASS LDO2_RUN_EN RUN[3:0] STBY[3:0]	LDO2_STBY_E
87 88 89 8B 8C 8D 8E	LDO1 RUN VOLT LDO1 STBY VOLT LDO2 CONFIG1 LDO2 CONFIG2 LDO2 PWRUP LDO2 RUN VOLT LDO2 STBY	R/W R/W R/W R/W R/W	LDO2_UV_ BYPASS LDO2_FLT_ REN 	LD02_0V_BYPASS LD02_Pt	LDO2_ILIM_ BYPASS JGRP[1:0] LDO3_ILIM_	 LDO2_UV_STATE LDO2HW_EN LDO2	LD02_0V_STATE VSELECT_EN	VLDO1_ LDO2_ILIM_STATE VLDO2_	LDO2_WDBYPASS LDO2_RUN_EN RUN[3:0]	
87 88 89 88 88 88 88 88 88 88 91	LDO1 RUN VOLT LDO1 STBY VOLT LDO2 CONFIG1 LDO2 CONFIG2 LDO2 PWRUP LDO2 RUN VOLT LDO2 STBY LDO3 CONFIG1	R/W R/W R/W R/W R/W R/W R/W	LD02_UV_ BYPASS LD02_FLT_ REN LD03_UV_ BYPASS	LD02_OV_BYPASS LD02_Pt LD03_OV_BYPASS	LDO2_ILIM_ BYPASS JGRP[1:0] LDO3_ILIM_ BYPASS	 LDO2_UV_STATE LDO2HW_EN LDO3_UV_STATE	LDO2_OV_STATE VSELECT_EN 2_SEQ[7:0]	VLD01_I LD02_ILIM_STATE VLD02_ VLD02_I LD03_ILIM_STATE	LDO2_WDBYPASS LDO2_RUN_EN RUN[3:0] STBY[3:0] LDO3_WDBYPASS	LD02_STBY_E
87 88 89 88 88 88 88 88 88 88 91	LDO1 RUN VOLT LDO1 STBY VOLT LDO2 CONFIG1 LDO2 CONFIG2 LDO2 PWRUP LDO2 RUN VOLT LDO2 STBY VOLT	R/W R/W R/W R/W R/W R/W	LDO2_UV BYPASS LDO2_FLT_ REN UDO3_UV_ BYPASS LDO3_FLT_	LD02_OV_BYPASS LD02_Pt LD03_OV_BYPASS	LDO2_ILIM_ BYPASS JGRP[1:0] LDO3_ILIM_	 LD02_UV_STATE LD02HW_EN LD02 	LDO2_OV_STATE VSELECT_EN 2_SEQ[7:0]	VLD01_I	LDO2_WDBYPASS LDO2_RUN_EN RUN[3:0] STBY[3:0]	LD02_STBY_E
87 88 89 88 88 88 88 88 88 91 92	LDO1 RUN VOLT LDO1 STBY VOLT LDO2 CONFIG1 LDO2 CONFIG2 LDO2 PWRUP LDO2 RUN VOLT LDO2 STBY VOLT LDO3 CONFIG1 LDO3 CONFIG2	R/W R/W R/W R/W R/W R/W R/W R/W	LD02_UV_ BYPASS LD02_FLT_ REN LD03_UV_ BYPASS	LD02_OV_BYPASS LD02_Pt LD03_OV_BYPASS	LDO2_ILIM_ BYPASS JGRP[1:0] LDO3_ILIM_ BYPASS	LD02_UV_STATE LD02HW_EN LD02 LD03_UV_STATE	LDO2_OV_STATE VSELECT_EN 2_SEQ[7:0] LDO3_OV_STATE 	VLD01_I LD02_ILIM_STATE VLD02_ VLD02_I LD03_ILIM_STATE	LDO2_WDBYPASS LDO2_RUN_EN RUN[3:0] STBY[3:0] LDO3_WDBYPASS	LDO2_STBY_E
87 88 89 88 88 88 88 88 88 88 91	LDO1 RUN VOLT LDO1 STBY VOLT LDO2 CONFIG1 LDO2 CONFIG2 LDO2 PWRUP LDO2 RUN VOLT LDO2 STBY LDO3 CONFIG1	R/W R/W R/W R/W R/W R/W R/W	LDO2_UV BYPASS LDO2_FLT_ REN UDO3_UV_ BYPASS LDO3_FLT_	LD02_OV_BYPASS LD02_Pt LD03_OV_BYPASS	LDO2_ILIM_ BYPASS JGRP[1:0] LDO3_ILIM_ BYPASS	LD02_UV_STATE LD02HW_EN LD02 LD03_UV_STATE	LDO2_OV_STATE VSELECT_EN 2_SEQ[7:0]	LD02_ILIM_STATE VLD02_ ULD02_ ULD02_ ULD02_ LD03_ILIM_STATE	LDO2_WDBYPASS LDO2_RUN_EN RUN[3:0] STBY[3:0] LDO3_WDBYPASS	LD02_STBY_E

PF8100; PF8200

12-channel power management integrated circuit for high performance applications

AD DR	Register Name	R/W	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
95	LDO3 STBY VOLT	R/W	-	—	-	—		VLDO3_5	STBY[3:0]	
97	LDO4 CONFIG1	R/W	LDO4_UV_ BYPASS	LDO4_OV_BYPASS	LDO4_ILIM_ BYPASS	LDO4_UV_STATE	LDO4_OV_STATE	LDO4_ILIM_STATE	LDO4_WDBYPASS	LDO4_PG_EN
98	LDO4 CONFIG2	R/W	LDO4_FLT_ REN	LDO4_PD	0GRP[1:0]	-	—	-	LDO4_RUN_EN	LDO4_STBY_EN
99	LDO4 PWRUP	R/W				LDO4	_SEQ[7:0]			
9A	LDO4 RUN VOLT	R/W	—	—	—	—		VLDO4_I	RUN[3:0]	
9B	LDO4 STBY VOLT	R/W	-	-	-	—		VLDO4_S	STBY[3:0]	
9D	VSNVS CONFIG1	R/W	-	—	—	_	_	_	VSNVSV	OLT [1:0]
9F	PAGE SELECT	R/TW	—	—	-	—	—		PAGE[2:0]	

16.2 PF8200 OTP mirror register map (page 1)

	Reset types
OFF_OTP	Register loads the OTP mirror register values during power up
OTP	Register available in OTP bank only, reset from fuses when VIN crosses UVDET threshold
VSNVS	Reset when BOS has no valid input. VIN < UVDET and coin cell < 1.8 V (VSNVS not present)

ADDR	Register name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
A0	OTP FSOB SELECT	-	-	-	OTP_FSOB_ ASS_EN	OTP_FSOB_ SOFTFAULT	OTP_FSOB_ WDI	OTP_FSOB_ WDC	OTP_FSOB_ HARDFAULT
A1	OTP I2C	-	-	-	OTP_I2C_ SECURE_EN	OTP_I2C_ CRC_EN		OTP_I2C_ADD[2	:0]
A2	OTP CTRL1	-	-	OTP_EWARN_TIME[1:0]	OTP_FS_ BYPASS	OTP_ STANDBYINV	OTP_PG_ ACTIVE	OTP_PG_CHECK
43	OTP CTRL2	OTP_FSS_EN	OTP_FSS_RANGE	-	OTP_XFAILB_EN	OTP_VIN_ OVLO_SDWN	OTP_VIN_ OVLO_EN	OTP_VIN	_OVLO_DBNC[1:0]
4	OTP CTRL3	OTP_VTT_PDOWN	OTP_SW6_VTTEN	OTP_SW5	CONFIG[1:0]	OTP_SV	4CONFIG[1:0]	OTP_S	W1CONFIG[1:0]
			_						
A5	OTP FREQ CTRL	OTP_SW_MODE	OTP_SYNCIN_ EN	OTP_SYNCOUT_ EN	OTP_FSYNC_ RANGE		OTP_CL	K_FREQ[3:0]	
46	OTP COINCELL CTRL	-	-	-	-		OTP_V	/COIN[3:0]	
47	OTP PWRON	-	-	OTP_PWRON_ MODE	OTP_PWR	DN_DBNC[1:0]	OTP_PWRON_RST_ EN	OTP	TRESET[1:0]
48	OTP WD CONFIG	-	-	OTP_WDI_ MODE	OTP_WDI_INV	OTP_WD_EN	OTP_WD_ STBY_EN	OTP_WDI_ STBY_ACTIVE	OTP_ WDWINDOW
49	OTP WD EXPIRE	-	-	-	_	-	(DTP_WD_MAX_EXPI	RE[2:0]
A	OTP WD COUNTER		OTP_WD_D	JRATION[3:0]			OTP_WD_I	MAX_CNT [3:0]	
AB	OTP FAULT COUNTERS		OTP_FS_M	AX_CNT[3:0]			OTP_FAULT	_MAX_CNT[3:0]	
AC	OTP FAULT TIMERS	-		DTP_FS_OK_TIMER[2:	0]		OTP_TIME	R_FAULT[3:0]	
AD	OTP PWRDN DLY1	OTP_GRF	94_DLY[1:0]	OTP_GRF	23_DLY[1:0]	OTP_G	RP2_DLY[1:0]	OTP_	GRP1_DLY[1:0]
AE	OTP PWRDN DLY2	OTP_PD_SEQ_DLY[1:0]	-	-	-	-	OTP_RES	SETBMCU_DLY[1:0]
٩F	OTP PWRUP CTRL	-	OTP_PWRDWN_ MODE	OTP_PGOO	D_PDGRP[1:0]	OTP_RESET	BMCU_PDGRP[1:0]	OTP_S	SEQ_TBASE[1:0]
30	OTP RESETBMCU PWRUP				OTP_RES	ETBMCU_SEQ[7:0]			

PF8100_PF8200

12-channel power management integrated circuit for high performance applications

ADDR	Register name	BIT7 BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
B1	OTP PGOOD PWRUP			OTP_PG	DOD_SEQ[7:0]			
B2	OTP SW1 VOLT			OTP_	VSW1[7:0]			
В3	OTP SW1 PWRUP			OTP_S	W1_SEQ[7:0]			
B4	OTP SW1 CONFIG1	OTP_SW1UV_TH[1:0]	OTP_SW1	IOV_TH[1:0]	OTP_SW1_	PDGRP[1:0]	OTP_	SW1ILIM[1:0]
B5	OTP SW1 CONFIG2	OTP_SW1_LSELECT[1:0]		OTP_SW1PHASE[2:0]		OTP_SW1DVS_ RAMP	OTP_SW1_PG_ EN	OTP_SW1_ WDBYPASS
B6	OTP SW2 VOLT			OTP_	VSW2[7:0]			_
В7	OTP SW2 PWRUP			OTP_S	W2_SEQ[7:0]			
B8	OTP SW2 CONFIG1	OTP_SW2UV_TH[1:0]	OTP_SW2	2OV_TH[1:0]	OTP_SW2_	PDGRP[1:0]	OTP_5	SW2ILIM[1:0]
B9	OTP SW2 CONFIG2	OTP_SW2_LSELECT[1:0]		OTP_SW2PHASE[2:0]		OTP_SW2DVS_ RAMP	OTP_SW2_PG_ EN	OTP_SW2_ WDBYPASS
								_
BA	OTP SW3_ VOLT			OTP_	VSW3[7:0]			
BB	OTP SW3 PWRUP			OTP_S	W3_SEQ[7:0]			
BC	OTP SW3 CONFIG1	OTP_SW3UV_TH[1:0]	OTP_SW3	3OV_TH[1:0]	OTP_SW3_	PDGRP[1:0]	OTP_	SW3ILIM[1:0]
BD	OTP SW3 CONFIG2	OTP_SW3_LSELECT[1:0]		OTP_SW3PHASE[2:0]		OTP_SW3DVS_ RAMP	OTP_SW3_PG_ EN	OTP_SW3_ WDBYPASS
						<u>'</u>		_
BE	OTP SW4 VOLT				VSW4[7:0]			_
BF	OTP SW4 PWRUP				W4_SEQ[7:0]			
C0	OTP SW4 CONFIG1	OTP_SW4UV_TH[1:0]	OTP_SW4	IOV_TH[1:0]	OTP_SW4_	PDGRP[1:0]	OTP_:	SW4ILIM[1:0]
C1	OTP SW4 CONFIG2	OTP_SW4_LSELECT[1:0]		OTP_SW4PHASE[2:0]		OTP_SW4DVS_ RAMP	OTP_SW4_PG_ EN	OTP_SW4_ WDBYPASS
C2	OTP SW5			OTP_	VSW5[7:0]			
C3	VOLT OTP SW5			OTP_S	W5_SEQ[7:0]			_
C4	PWRUP OTP SW5	OTP_SW5UV_TH[1:0]	OTP_SW5	50V_TH[1:0]	OTP_SW5_	_PDGRP[1:0]	OTP_5	SW5ILIM[1:0]
C5	CONFIG1 OTP SW5	OTP_SW5_LSELECT[1:0]		OTP_SW5PHASE[2:0]		OTP_SW5DVS_	OTP_SW5_PG_	OTP_SW5_
	CONFIG2					RAMP	EN	WDBYPASS
C6	OTP SW6 VOLT			OTP_	VSW6[7:0]			
C7	OTP SW6 PWRUP			OTP_S	W6_SEQ[7:0]			
C8	OTP SW6 CONFIG1	OTP_SW6UV_TH[1:0]	OTP_SW6	60V_TH[1:0]	OTP_SW6_	PDGRP[1:0]	OTP_	SW6ILIM[1:0]
C9	OTP SW6 CONFIG2	OTP_SW6_LSELECT[1:0]		OTP_SW6PHASE[2:0]		OTP_SW6DVS_ RAMP	OTP_SW6_PG_ EN	OTP_SW6_ WDBYPASS
C.A.	OTD CHUZ							
CA CB	OTP SW7 VOLT OTP SW7			OTR	W7_SEQ[7:0]	OTP_VSW7[4:0]		
CB	OTP SW7 PWRUP OTP SW7	OTP_SW7UV_TH[1:0]	OTD SW			_PDGRP[1:0]	OTP	
CD	CONFIG1 OTP SW7	OTP_SW7_USELECT[1:0]	019_507	OV_TH[1:0] OTP_SW7PHASE[2:0]	01P_5W/_		OTP_SW7_PG_	OTP_SW7_
00	CONFIG2						EN	WDBYPASS
CE	OTP LDO1	OTP_LDO1UV_TH[1:0]	OTP_LDO	10V_TH[1:0]		OTP_\	/LDO1[3:0]	
CF	VOLT OTP LDO1			OTP_LE	001_SEQ[7:0]			
D0	PWRUP OTP LDO1	OTP_LDO1_PDGRP[1:0]	_	_	—	OTP_LDO1_PG_EN	OTP_LDO1_	OTP_LDO1LS
	CONFIG						WDBYPASS	
PF8100_	PF8200		All information provide	d in this document is sub	ject to legal disclaimers.	-	© NXP E	3.V. 2018. All rights reserved.

Rev. 5.0 — 1 October 2018

NXP Semiconductors

12-channel power management integrated circuit for high performance applications

ADDR	Register name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
D1	OTP LDO2 VOLT	OTP_LD	02UV_TH[1:0]	OTP_LDC	02OV_TH[1:0]		OTP	_VLDO2[3:0]	
D2	OTP LDO2 PWRUP				OTP_I	LDO2_SEQ[7:0]			
D3	OTP LDO2 CONFIG	OTP_LD0	D2_PDGRP[1:0]	OTP_VSELECT_ EN	OTP_LDO2HW_ EN	-	OTP_LDO2_PG_ EN	OTP_LDO2_ WDBYPASS	OTP_LDO2LS
D4	OTP LDO3 VOLT	OTP_LD	003UV_TH[1:0]	OTP_LDC	03OV_TH[1:0]		OTP	_VLDO3[3:0]	
D5	OTP LDO3 PWRUP				OTP_I	LDO3_SEQ[7:0]			_
D6	OTP LDO3 CONFIG	OTP_LD0	03_PDGRP[1:0]	-	-	-	OTP_LDO3_PG_ EN	OTP_LDO3_ WDBYPASS	OTP_LDO3LS
					'				
D7	OTP LDO4 VOLT	OTP_LD	04UV_TH[1:0]	OTP_LDC	04OV_TH[1:0]		OTP	_VLDO4[3:0]	
D8	OTP LDO4 PWRUP				OTP_I	_DO4_SEQ[7:0]			
D9	OTP LDO4 CONFIG	OTP_LD0	04_PDGRP[1:0]	—	_	-	OTP_LDO4_PG_ EN	OTP_LDO4_ WDBYPASS	OTP_LDO4LS
DA	OTP VSNVS CONFIG	-	_	-	-	_	-	VSN	/SVOLT [1:0]
DB	OTP_OV_ BYPASS1	-	OTP_SW7_ OVBYPASS	OTP_SW6_ OVBYPASS	OTP_SW5_ OVBYPASS	OTP_SW4_ OVBYPASS	OTP_SW3_ OVBYPASS	OTP_SW2_ OVBYPASS	OTP_SW1_OVBYPASS
DC	OTP_OV_ BYPASS2	-	-	-	-	OTP_LDO4_ OVBYPASS	OTP_LDO3_ OVBYPASS	OTP_LDO2_ OVBYPASS	OTP_LDO1_ OVBYPASS
DD	OTP_UV_ BYPASS1	-	OTP_SW7_ UVBYPASS	OTP_SW6_ UVBYPASS	OTP_SW5_ UVBYPASS	OTP_SW4_ UVBYPASS	OTP_SW3_ UVBYPASS	OTP_SW2_ UVBYPASS	OTP_SW1_UVBYPASS
DE	OTP_UV_ BYPASS2	-	-	-	-	OTP_LDO4_ UVBYPASS	OTP_LDO3_ UVBYPASS	OTP_LDO2_ UVBYPASS	OTP_LDO1_ UVBYPASS
DF	OTP_ILIM_ BYPASS1	-	OTP_SW7_ ILIMBYPASS	OTP_SW6_ ILIMBYPASS	OTP_SW5_ ILIMBYPASS	OTP_SW4_ ILIMBYPASS	OTP_SW3_ ILIMBYPASS	OTP_SW2_ ILIMBYPASS	OTP_SW1_ ILIMBYPASS
E0	OTP_ILIM_ BYPASS2	-	-	-	-	OTP_LDO4_ ILIMBYPASS	OTP_LDO3_ ILIMBYPASS	OTP_LDO2_ ILIMBYPASS	OTP_LDO1_ ILIMBYPASS
E3	OTP DEBUG1	_	_	_	-	-	-	_	BGMON_BYPASS

12-channel power management integrated circuit for high performance applications

16.3 PF8100 functional register map

	RESET SIGNALS		R/W types
UVDET	Reset when VIN crosses UVDET threshold	R	Read only
OFF_OTP	Bits are loaded with OTP values (mirror register)	R/W	Read and Write
OFF_TOGGLE	Reset when device goes to OFF mode	RW1C	Read, Write a 1 to clear
SC	Self-clear after write	R/SW	Read/Secure Write
NO_VSNVS	Reset when BOS has no valid input VIN < UVDET and coin cell < 1.8 V (VSNVS not present)	R/TW	Read/Write on TBB only

AD DR	Register Name	R/W	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BITO
00	DEVICE ID	R		DEVI	CE_FAM[3:0]			DEVI	CE_ID[3:0]	
01	REV ID	R		FULL_L	AYER_REV[3:0]			METAL_L	AYER_REV[3:0]	
02	EMREV	R		PRO	DG_ID[11-8]		—		EMREV[2:0]	
03	PROG ID	R				PF	ROG_ID[7:0]	·		
04	INT STATUS1	RW1C	SDWN_I	FREQ_RDY_I	CRC_I	PWRUP_I	PWRDN_I	XINTB_I	FSOB_I	VIN_OVLO_I
05	INT MASK1	R/W	SDWN_M	FREQ_RDY_M	CRC_M	PWRUP_M	PWRDN_M	XINTB_M	FSOB_M	VIN_OVLO_M
06	INT SENSE1	R	-	_	—	-	_	XINTB_S	FSOB_S	VIN_OVLO_S
07	THERM INT	RW1C	WDI_I	FSYNC_FLT_I	THERM_155_I	THERM_140_I	THERM_125_I	THERM_110_I	THERM_95_I	THERM_80_I
08	THERM MASK	R/W	WDI_M	FSYNC_FLT_M	THERM_155_M	THERM_140_M	THERM_125_M	THERM_110_M	THERM_95_M	THERM_80_M
09	THERM SENSE	R	WDI_S	FSYNC_FLT_S	THERM_155_S	THERM_140_S	THERM_125_S	THERM_110_S	THERM_95_S	THERM_80_S
0A	SW MODE INT	RW1C	-	SW7_MODE_I	SW6_MODE_I	SW5_MODE_I	SW4_MODE_I	SW3_MODE_I	SW2_MODE_I	SW1_MODE_I
0B	SW MODE MASK	R/W	-	SW7_MODE_M	SW6_MODE_M	SW5_MODE_M	SW4_MODE_M	SW3_MODE_M	SW2_MODE_M	SW1_MODE_M
		1	1							
12	SW ILIM INT	RW1C	-	SW7_ILIM_I	SW6_ILIM_I	SW5_ILIM_I	SW4_ILIM_I	SW3_ILIM_I	SW2_ILIM_I	SW1_ILIM_I
13	SW ILIM MASK	R/W	-	SW7_ILIM_M	SW6_ILIM_M	SW5_ILIM_M	SW4_ILIM_M	SW3_ILIM_M	SW2_ILIM_M	SW1_ILIM_M
14	SW ILIM SENSE	R	-	SW7_ILIM_S	SW6_ILIM_S	SW5_ILIM_S	SW4_ILIM_S	SW3_ILIM_S	SW2_ILIM_S	SW1_ILIM_S
15	LDO ILIM INT	RW1C	-	_	_	_	LDO4_ILIM_I	LDO3_ILIM_I	LDO2_ILIM_I	LDO1_ILIM_I
16	LDO ILIM MASK	R/W	-	_	_	_	LDO4_ILIM_M	LDO3_ILIM_M	LDO2_ILIM_M	LDO1_ILIM_M
17	LDO ILIM SENSE	R	-	_	_	_	LDO4_ILIM_S	LDO3_ILIM_S	LDO2_ILIM_S	LDO1_ILIM_S
18	SW UV INT	RW1C	-	SW7_UV_I	SW6_UV_I	SW5_UV_I	SW4_UV_I	SW3_UV_I	SW2_UV_I	SW1_UV_I
19	SW UV MASK	R/W	-	SW7_UV_M	SW6_UV_M	SW5_UV_M	SW4_UV_M	SW3_UV_M	SW2_UV_M	SW1_UV_M
1A	SW UV SENSE	R	-	SW7_UV_S	SW6_UV_S	SW5_UV_S	SW4_UV_S	SW3_UV_S	SW2_UV_S	SW1_UV_S
1B	SW OV INT	RW1C	-	SW7_OV_I	SW6_OV_I	SW5_OV_I	SW4_OV_I	SW3_OV_I	SW2_OV_I	SW1_OV_I
1C	SW OV MASK	R/W	_	SW7_OV_M	SW6_OV_M	SW5_OV_M	SW4_OV_M	SW3_OV_M	SW2_OV_M	SW1_OV_M
1D	SW OV SENSE	R	-	SW7_OV_S	SW6_OV_S	SW5_OV_S	SW4_OV_S	SW3_OV_S	SW2_OV_S	SW1_OV_S
1E	LDO UV INT	RW1C	-	_	_	_	LDO4_UV_I	LDO3_UV_I	LDO2_UV_I	LDO1_UV_I
1F	LDO UV MASK	R/W	_	_	_	_	LDO4_UV_M	LDO3_UV_M	LDO2_UV_M	LDO1_UV_M
20	LDO UV SENSE	R	_	_	_	_	LDO4_UV_S	LDO3_UV_S	LDO2_UV_S	LDO1_UV_S
21	LDO OV INT	RW1C	_	_	_	_	LDO4_OV_I	LDO3_OV_I	LDO2_OV_I	LDO1_OV_I
22	LDO OV MASK	R/W	_	_	_	_	LDO4 OV M	LDO3_OV_M	LDO2 OV M	LDO1_OV_M
23	LDO OV SENSE	R	_	_	_	_	LDO4_OV_S	LDO3_OV_S	LDO2_OV_S	LD01_OV_S
24	PWRON INT	RW1C	BGMON_I	PWRON_8S_I	PWRON_4S_I	PRON_3S_I	PWRON_2S_I	PWRON_1S_I	PWRON_REL_I	PWRON_PUSH_I
25	PWRON MASK	R/W	BGMON_M	PWRON_8S_M	PWRON_4S_M	PRON_3S_M	PWRON_2S_M	PWRON_1S_M	PWRON_REL_M	PWRON_PUSH_M
26	PWRON SENSE	R	BGMON_S	s	_	_	_	_	_	PWRON_S
27	SYS INT	R	EWARN I	PWRON_I	OV_I	UV_I	ILIM_I	MODE I	STATUS2_I	STATUS1_I
			-							
29	HARD FAULT FLAGS	RW1C	-	-	-	-	PU_FAIL	WD_FAIL	REG_FAIL	TSD_FAIL
2A	FSOB FLAGS	R/SW	-	-	-	-	FSOB_SFAULT_ NOK	FSOB_WDI_ NOK	FSOB_WDC_ NOK	FSOB_HFAULT_ NOK
2B	FSOB SELECT	R/W	-	_	-	-	FSOB_SOFTFAULT	FSOB_WDI	FSOB_WDC	FSOB_HARDFAULT
30	TEST FLAGS	R/TW	_	_	_	LDO2EN S	VSELECT S	_	TRIM_NOK	OTP_NOK

PF8100_PF8200

```
All information provided in this document is subject to legal disclaimers.
```

PF8100; PF8200

12-channel power management integrated circuit for high performance applications

AD DR										
	Register Name	R/W	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
35	VMONEN1	R/SW	-	SW7VMON_EN	SW6VMON_EN	SW5VMON_EN	SW4VMON_EN	SW3VMON_EN	SW2VMON_EN	SW1VMON_EN
36	VMONEN2	R/SW	-	—	_	_	LDO4VMON_EN	LDO3VMON_EN	LDO2VMON_EN	LDO1VMON_E
37	CTRL1	R/SW	VIN_OVLO_EN	VIN_OVLO_SDWN	-	TMP_MON_EN	WD_EN	WD_STBY_EN	WDI_STBY_ACTIVE	_
38	CTRL2	R/W	VIN_OVL	.O_DBNC[1:0]	_	TMP_MON_AON	LPM_OFF	STANDBYINV	RUN_PG_GPO	STBY_PG_GPG
39	CTRL3	R/W	OV_DB[1:0]		UV_DB[1:0]		_	_	PMIC_OFF	INTB_TEST
3A	PWRUP CTRL	R/W	_	PWRDWN_MODE		DGRP[1:0]	RESETBMCL	J_PDGRP[1:0]		BASE[1:0]
0, (,	2011 [1.0]		<u></u>	024_1	
BC	RESETBMCU PWRUP	R/W				RESETB	MCU_SEQ[7:0]			
3D	PGOOD PWRUP	R/W				PGOC	D_SEQ[7:0]			
3E	PWRDN DLY1	R/W	GRP4_DLY[1:0]		GRP3_DLY[1:0]		GRP2_DLY[1:0]		GRP1_DLY[1:0]	
3F	PWRDN DLY2	R/W	-	-	-	-	-	-	RESETBMCU_DLY[1	:0]
40	FREQ CTRL	R/W	SYNCOUT_EN	FSYNC_RANGE	FSS_EN	FSS_RANGE			REQ[3:0]	_
41	COINCELL CTRL	R/W	-	-	COINCHG_EN	COINCHG_OFF		VCO	IN[3:0]	_
42	PWRON	R/W	-	—	—	PWRON_	DBNC [1:0]	PWRON_RST_EN	TRES	ET[1:0]
43	WD CONFIG	R/W	-	—	-	-		WD_DUR	ATION[3:0]	
14	WD CLEAR	R/W1C	_	_	_	—	-	-	-	WD_CLEAR
15	WD EXPIRE	R/W	_		WD_MAX_EXPIRE[2:0]	1	-		WD_EXPIRE_CNT[2:0	0]
46	WD COUNTER	R/W			 XCNT [3:0]			WD EVEN	IT_CNT [3:0]	
47	FAULT	R/W			MAX_CNT[3:0]				_CNT [3:0]	
*'	COUNTER	1.7.44		17021_1				TAULI_	_0141 [0.0]	
10		Dav		1						_
49	FAULT TIMERS	R/W	-	-	-	-			FAULT[3:0]	_
4A	AMUX	R/W	-	-	AMUX_EN			AMUX_SEL [4:0]		_
4D	SW1 CONFIG1	R/W	SW1_UV_ BYPASS	SW1_OV_BYPASS	SW1_ILIM_BYPASS	SW1_UV_STATE	SW1_OV_STATE	SW1_ILIM_STATE	SW1_WDBYPASS	SW1_PG_EN
45		DAA				014/4/	UA14-01		01/401405(2:0)	
4E	SW1 CONFIG2	R/W	SW1_FLT_REN		SW1DVS_RAMP		_IM[1:0]		SW1PHASE[2:0]	_
4F	SW1 PWRUP	R/W		1		SW1	_SEQ[7:0]			
50	SW1 MODE	R/W	-	-	SW1_PDGRP[1:0]			_MODE[1:0]	SW1_RUN	_MODE[1:0]
51	SW1 RUN VOLT	R/W								
						VSW	1_RUN[7:0]			
	SW1 STBY VOLT	R/W					1_RUN[7:0] 1_STBY[7:0]			
	SW1 STBY VOLT	R/W								
52	SW1 STBY VOLT SW2 CONFIG1	R/W R/W	SW2_UV_ BYPASS	SW2_OV_BYPASS	SW2_ILIM_BYPASS			SW2_ILIM_STATE	SW2_WDBYPASS	SW2_PG_EN
52 55				SW2_OV_BYPASS	SW2_ILIM_BYPASS SW2DVS_RAMP	VSW1 SW2_UV_STATE	_STBY[7:0]	SW2_ILIM_STATE	SW2_WDBYPASS SW2PHASE[2:0]	SW2_PG_EN
52 55 56	SW2 CONFIG1	R/W	BYPASS	SW2_OV_BYPASS		VSW1 SW2_UV_STATE SW2IU	_STBY[7:0]	SW2_ILIM_STATE		SW2_PG_EN
52 55 56 57	SW2 CONFIG1 SW2 CONFIG2	R/W R/W	BYPASS	SW2_OV_BYPASS		VSW1 SW2_UV_STATE SW2IL SW2IL	_STBY[7:0] SW2_OV_STATE JM[1:0] 2_SEQ[7:0]	SW2_ILIM_STATE	SW2PHASE[2:0]	SW2_PG_EN
52 55 56 57 58	SW2 CONFIG1 SW2 CONFIG2 SW2 PWRUP	R/W R/W R/W	BYPASS SW2_FLT_REN	SW2_OV_BYPASS	SW2DVS_RAMP	VSW1 SW2_UV_STATE SW2IL SW2 GRP[1:0]	_STBY[7:0] SW2_OV_STATE JM[1:0] 2_SEQ[7:0]		SW2PHASE[2:0]	
52 55 56 57 58 59	SW2 CONFIG1 SW2 CONFIG2 SW2 PWRUP SW2 MODE1	R/W R/W R/W R/W	BYPASS SW2_FLT_REN	SW2_OV_BYPASS	SW2DVS_RAMP	VSW1 SW2_UV_STATE SW2I GRP[1:0] VSW	_STBY[7:0] SW2_OV_STATE M(1:0] SEQ[7:0] SW2_STBY 2_RUN[7:0]		SW2PHASE[2:0]	
52 55 56 57 58 59	SW2 CONFIG1 SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT	R/W R/W R/W R/W R/W	BYPASS SW2_FLT_REN	SW2_OV_BYPASS	SW2DVS_RAMP	VSW1 SW2_UV_STATE SW2I GRP[1:0] VSW	_STBY[7:0] SW2_OV_STATE IM[1:0] SEQ[7:0] SW2_STBY		SW2PHASE[2:0]	
52 55 56 57 58 59 5A	SW2 CONFIG1 SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT	R/W R/W R/W R/W R/W	BYPASS SW2_FLT_REN	SW2_OV_BYPASS 	SW2DVS_RAMP	VSW1 SW2_UV_STATE SW2L SW2 GRP[1:0] VSW2 VSW2	_STBY[7:0] SW2_OV_STATE M(1:0] SEQ[7:0] SW2_STBY 2_RUN[7:0]		SW2PHASE[2:0]	
552 555 566 557 558 559 550	SW2 CONFIG1 SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW2 STBY VOLT	R/W R/W R/W R/W R/W	BYPASS SW2_FLT_REN SW3_UV_		SW2DVS_RAMP	VSW1 SW2_UV_STATE SW2IU SW2 GRP[1:0] VSW2 VSW2 SW3_UV_STATE	_STBY[7:0] SW2_OV_STATE M(1:0] SEQ[7:0] SW2_STBY 2_RUN[7:0] 2_STBY[7:0]	'_MODE[1:0]	SW2PHASE[2:0]	_MODE[1:0]
52 55 56 57 58 59 55 50 55	SW2 CONFIG1 SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW2 STBY VOLT SW3 CONFIG1 SW3 CONFIG2	R/W R/W R/W R/W R/W R/W	BYPASS SW2_FLT_REN 		SW2DVS_RAMP SW2_PD SW3_ILIM_BYPASS	VSW1 SW2_UV_STATE SW2IU SW2 GRP(1:0) VSW2 VSW2 SW3_UV_STATE SW3_UV_STATE SW3IU	_STBY[7:0] SW2_OV_STATE JM[1:0] 2_SEQ[7:0] SW2_STBY 2_RUN[7:0] SW3_OV_STATE JM[1:0]	'_MODE[1:0]	SW2PHASE[2:0] SW2_RUN SW3_WDBYPASS	_MODE[1:0]
52 55 56 57 58 59 58 59 55 50 55 55 55	SW2 CONFIG1 SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW2 STBY VOLT SW3 CONFIG1 SW3 CONFIG2 SW3 PWRUP	R/W	BYPASS SW2_FLT_REN SW3_UV_ BYPASS SW3_FLT_REN		SW2DVS_RAMP SW2_PD SW3_ILIM_BYPASS SW3DVS_RAMP	VSW1 SW2_UV_STATE SW2IU SW2 GRP[1:0] VSW2 VSW2 SW3_UV_STATE SW3II SW3_SW3	_STBY[7:0] SW2_OV_STATE JM[1:0] 2_SEQ[7:0] SW2_STBY 2_RUN[7:0] 2_STBY[7:0] SW3_OV_STATE JM[1:0] _SEQ[7:0]	_MODE[1:0] SW3_ILIM_STATE	SW2PHASE[2:0] SW2_RUN SW3_WDBYPASS SW3PHASE[2:0]	_MODE[1:0] SW3_PG_EN
52 555 566 557 558 559 55A 55D 55D 55E 55F 660	SW2 CONFIG1 SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW2 STBY VOLT SW3 CONFIG1 SW3 CONFIG2 SW3 PWRUP SW3 MODE1	R/W R/W R/W R/W R/W R/W R/W R/W R/W	BYPASS SW2_FLT_REN 		SW2DVS_RAMP SW2_PD SW3_ILIM_BYPASS SW3DVS_RAMP	VSW1 SW2_UV_STATE SW2U SW2 GRP[1:0] VSW2 VSW2 VSW2 SW3_UV_STATE SW3U SW3 GRP[1:0]	_STBY[7:0] SW2_OV_STATE JM[1:0] 2_SEQ[7:0] SW2_STBY 2_RUN[7:0] 2_STBY[7:0] SW3_OV_STATE JM[1:0] 1_SEQ[7:0] SW3_STBY	'_MODE[1:0]	SW2PHASE[2:0] SW2_RUN SW3_WDBYPASS SW3PHASE[2:0]	_MODE[1:0]
52 55 56 57 58 59 55 55 55 55 55 55 55 55 55 55 55 55	SW2 CONFIG1 SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW2 STBY VOLT SW3 CONFIG1 SW3 CONFIG2 SW3 PWRUP SW3 MODE1 SW3 RUN VOLT	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	BYPASS SW2_FLT_REN SW3_UV_ BYPASS SW3_FLT_REN		SW2DVS_RAMP SW2_PD SW3_ILIM_BYPASS SW3DVS_RAMP	VSW1 SW2_UV_STATE SW2IU SW2 GRP[1:0] VSW2 SW3_UV_STATE SW3I GRP[1:0] VSW2	_STBY[7:0] SW2_OV_STATE JM[1:0] 2_SEQ[7:0] 2_STBY[7:0] 2_STBY[7:0] SW3_OV_STATE _M[1:0] _SEQ[7:0] SW3_STBY 3_RUN(7:0]	_MODE[1:0] SW3_ILIM_STATE	SW2PHASE[2:0] SW2_RUN SW3_WDBYPASS SW3PHASE[2:0]	_MODE[1:0]
52 55 56 57 58 59 55 50 55 55 55 55 55 55 55 55 55 55 55	SW2 CONFIG1 SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW2 STBY VOLT SW3 CONFIG1 SW3 CONFIG2 SW3 PWRUP SW3 MODE1	R/W R/W R/W R/W R/W R/W R/W R/W R/W	BYPASS SW2_FLT_REN SW3_UV_ BYPASS SW3_FLT_REN		SW2DVS_RAMP SW2_PD SW3_ILIM_BYPASS SW3DVS_RAMP	VSW1 SW2_UV_STATE SW2IU SW2 GRP[1:0] VSW2 SW3_UV_STATE SW3I GRP[1:0] VSW2	_STBY[7:0] SW2_OV_STATE JM[1:0] 2_SEQ[7:0] SW2_STBY 2_RUN[7:0] 2_STBY[7:0] SW3_OV_STATE JM[1:0] 1_SEQ[7:0] SW3_STBY	_MODE[1:0] SW3_ILIM_STATE	SW2PHASE[2:0] SW2_RUN SW3_WDBYPASS SW3PHASE[2:0]	_MODE[1:0]
52 55 56 57 57 58 58 59 55 55 55 55 55 55 55 55 55 55 55 55	SW2 CONFIG1 SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW2 STBY VOLT SW3 CONFIG1 SW3 CONFIG2 SW3 PWRUP SW3 MODE1 SW3 RUN VOLT	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	BYPASS SW2_FLT_REN 		SW2DVS_RAMP SW2_PD SW3_ILIM_BYPASS SW3DVS_RAMP	VSW1 SW2_UV_STATE SW2IU SW2 GRP[1:0] VSW2 SW3_UV_STATE SW3I GRP[1:0] VSW2	_STBY[7:0] SW2_OV_STATE JM[1:0] 2_SEQ[7:0] 2_STBY[7:0] 2_STBY[7:0] SW3_OV_STATE _M[1:0] _SEQ[7:0] SW3_STBY 3_RUN(7:0]	_MODE[1:0] SW3_ILIM_STATE	SW2PHASE[2:0] SW2_RUN SW3_WDBYPASS SW3PHASE[2:0]	_MODE[1:0] SW3_PG_EN
52 555 566 557 558 559 55A 55D 55D 55E 55F 660 311 522	SW2 CONFIG1 SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW2 STBY VOLT SW3 CONFIG1 SW3 CONFIG2 SW3 PWRUP SW3 MODE1 SW3 RUN VOLT SW3 STBY VOLT SW4 CONFIG1	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	BYPASS SW2_FLT_REN 		SW2DVS_RAMP SW2_PD SW3_JLIM_BYPASS SW3DVS_RAMP SW3_PD SW4_JLIM_BYPASS	VSW1 SW2_UV_STATE SW2[UV_STATE GRP[1:0] VSW2 SW3_UV_STATE SW3[UV_STATE SW3[UV_STATE SW3[UV_STATE SW4_UV_STATE	_STBY[7:0] SW2_OV_STATE JM[1:0] 2_SEQ[7:0] 2_STBY[7:0] SW3_OV_STATE JM[1:0] 1_SEQ[7:0] SW3_EQ[7:0] 3_STBY[7:0] SW4_OV_STATE	'_MODE[1:0] SW3_ILIM_STATE '_MODE[1:0]	SW2PHASE[2:0] SW2_RUN SW3_WDBYPASS SW3PHASE[2:0] SW3_RUN SW3_RUN	_MODE[1:0] SW3_PG_EN MODE[1:0]
52 55 56 57 58 59 59 56 59 56 50 55 55 55 55 56 66	SW2 CONFIG1 SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW2 STBY VOLT SW3 CONFIG1 SW3 CONFIG2 SW3 PWRUP SW3 MODE1 SW3 RUN VOLT SW3 STBY VOLT SW4 CONFIG1 SW4 CONFIG2	R/W	BYPASS SW2_FLT_REN 		SW2DVS_RAMP SW2_PD SW3_ILIM_BYPASS SW3DVS_RAMP SW3_PD	VSW1 SW2_UV_STATE SW2[UV_STATE SW2[UV_STATE SW3_UV_STATE SW3_UV_STATE SW3[UV_STATE SW3[UV_STATE SW4_UV_STATE SW4[UV_STATE SW4[UV_STATE SW4[UV_STATE]	_STBY[7:0] SW2_OV_STATE JM[1:0] 2_SEQ[7:0] 2_STBY[7:0] SW3_OV_STATE JM[1:0] 1_SEQ[7:0] SW3_OV_STATE JSEQ[7:0] SW3_STBY[7:0] 3_STBY[7:0] SW4_OV_STATE JM[1:0]	'_MODE[1:0] SW3_ILIM_STATE '_MODE[1:0]	SW2PHASE[2:0] SW2_RUN SW3_WDBYPASS SW3PHASE[2:0] SW3_RUN	_MODE[1:0] SW3_PG_EN MODE[1:0]
52 55 56 56 57 58 58 59 59 56 50 55 56 56 57 55 55 55 57 57	SW2 CONFIG1 SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW2 STBY VOLT SW3 CONFIG1 SW3 CONFIG2 SW3 PWRUP SW3 MODE1 SW3 RUN VOLT SW3 RUN VOLT SW4 CONFIG1 SW4 CONFIG2 SW4 CONFIG2 SW4 PWRUP	R/W R/W	BYPASS SW2_FLT_REN 		SW2DVS_RAMP SW2_PD SW3_ILIM_BYPASS SW3DVS_RAMP SW3_PD SW4_ILIM_BYPASS SW4_VS_RAMP	VSW1 SW2_UV_STATE SW2[UV_STATE SW2[UV_STATE SW3_UV_STATE SW3_UV_STATE SW3[UV_STATE SW3[UV_STATE SW4_UV_STATE SW4[UV_STATE SW4[UV_STATE SW4[UV_STATE]	_STBY[7:0] SW2_OV_STATE JM[1:0] 2_SEQ[7:0] 2_STBY[7:0] 3_STBY[7:0] 3_SU3_OV_STATE JM[1:0] 1_SEQ[7:0] 3_SUN[7:0] 3_STBY[7:0] 3_SUN[7:0] 3_S	'_MODE[1:0] SW3_ILIM_STATE '_MODE[1:0] SW4_ILIM_STATE	SW2PHASE[2:0] SW2_RUN SW3_WDBYPASS SW3PHASE[2:0] SW3_RUN SW3_RUN SW3_RUN SW4_WDBYPASS SW4PHASE[2:0]	_MODE[1:0] SW3_PG_EN
52 55 56 57 58 59 58 59 58 59 58 50 55 55 55 55 55 55 55 55 55 55 55 55	SW2 CONFIG1 SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW2 STBY VOLT SW3 CONFIG1 SW3 CONFIG2 SW3 PWRUP SW3 MODE1 SW3 RUN VOLT SW4 CONFIG1 SW4 CONFIG2 SW4 CONFIG2 SW4 PWRUP SW4 MODE1	R/W R/W	BYPASS SW2_FLT_REN 		SW2DVS_RAMP SW2_PD SW3_JLIM_BYPASS SW3DVS_RAMP SW3_PD SW4_JLIM_BYPASS	VSW1 SW2_UV_STATE SW2[UV_STATE SW2[UV_STATE SW3_UV_STATE SW3_UV_STATE SW3[UV_STATE SW4[UV_STATE SW4[UV_STATE SW4[UV_STATE SW4[UV_STATE]	_STBY[7:0] SW2_OV_STATE JM[1:0] 2_SEQ[7:0] SW2_STBY 2_RUN[7:0] SW3_OV_STATE JM[1:0] 1_SEQ[7:0] SW4_OV_STATE JM[1:0] SW4_OV_STATE JM[1:0] SW4_OV_STATE JM[1:0] SW4_STBY SW4_STBY SW4_STBY	'_MODE[1:0] SW3_ILIM_STATE '_MODE[1:0]	SW2PHASE[2:0] SW2_RUN SW3_WDBYPASS SW3PHASE[2:0] SW3_RUN SW3_RUN SW3_RUN SW4_WDBYPASS SW4PHASE[2:0]	_MODE[1:0] SW3_PG_EN MODE[1:0]
52 55 56 56 57 58 59 58 59 55 50 55 55 55 55 55 55 55 55 55 55 55	SW2 CONFIG1 SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW2 STBY VOLT SW3 CONFIG1 SW3 CONFIG2 SW3 PWRUP SW3 MODE1 SW4 CONFIG1 SW4 CONFIG2 SW4 CONFIG2 SW4 CONFIG2 SW4 CONFIG2 SW4 PWRUP SW4 MODE1 SW4 RUN VOLT	R/W R/W	BYPASS SW2_FLT_REN 		SW2DVS_RAMP SW2_PD SW3_ILIM_BYPASS SW3DVS_RAMP SW3_PD SW4_ILIM_BYPASS SW4_VS_RAMP	VSW1 SW2_UV_STATE SW2[UV_STATE SW2[UV_STATE SW3_UV_STATE SW3_UV_STATE SW3_UV_STATE SW4_UV_STATE SW4_UV_STATE SW4_UV_STATE	_STBY[7:0] SW2_OV_STATE JM[1:0] 2_SEQ[7:0] SW2_STBY 2_RUN[7:0] SW3_OV_STATE JM[1:0] 3_SEQ[7:0] SW3_OV_STATE JM[1:0] 3_STBY[7:0] SW4_OV_STATE JM[1:0] SW4_OV_STATE JM[1:0] SW4_OV_STATE JM[1:0] SW4_OV_STATE JM[1:0] SW4_STBY A_RUN[7:0]	'_MODE[1:0] SW3_ILIM_STATE '_MODE[1:0] SW4_ILIM_STATE	SW2PHASE[2:0] SW2_RUN SW3_WDBYPASS SW3PHASE[2:0] SW3_RUN SW3_RUN SW3_RUN SW4_WDBYPASS SW4PHASE[2:0]	_MODE[1:0] SW3_PG_EN
52 55 56 56 57 58 59 58 59 55 50 55 55 55 55 55 55 55 55 55 55 55	SW2 CONFIG1 SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW2 STBY VOLT SW3 CONFIG1 SW3 CONFIG2 SW3 PWRUP SW3 MODE1 SW3 RUN VOLT SW4 CONFIG1 SW4 CONFIG2 SW4 CONFIG2 SW4 PWRUP SW4 MODE1	R/W R/W	BYPASS SW2_FLT_REN 		SW2DVS_RAMP SW2_PD SW3_ILIM_BYPASS SW3DVS_RAMP SW3_PD SW4_ILIM_BYPASS SW4_VS_RAMP	VSW1 SW2_UV_STATE SW2[UV_STATE SW2[UV_STATE SW3_UV_STATE SW3_UV_STATE SW3_UV_STATE SW4_UV_STATE SW4_UV_STATE SW4_UV_STATE	_STBY[7:0] SW2_OV_STATE JM[1:0] 2_SEQ[7:0] SW2_STBY 2_RUN[7:0] SW3_OV_STATE JM[1:0] 1_SEQ[7:0] SW4_OV_STATE JM[1:0] SW4_OV_STATE JM[1:0] SW4_OV_STATE JM[1:0] SW4_STBY SW4_STBY SW4_STBY	'_MODE[1:0] SW3_ILIM_STATE '_MODE[1:0] SW4_ILIM_STATE	SW2PHASE[2:0] SW2_RUN SW3_WDBYPASS SW3PHASE[2:0] SW3_RUN SW3_RUN SW3_RUN SW4_WDBYPASS SW4PHASE[2:0]	_MODE[1:0] SW3_PG_EN
52 55 55 55 55 55 55 55 55 55 60 61 62 65 66 66 66 66 66 66 66 66 66 66 66 66	SW2 CONFIG1 SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW2 STBY VOLT SW3 CONFIG1 SW3 CONFIG2 SW3 PWRUP SW3 MODE1 SW4 CONFIG1 SW4 CONFIG2 SW4 CONFIG2 SW4 CONFIG2 SW4 CONFIG2 SW4 PWRUP SW4 MODE1 SW4 RUN VOLT	R/W R/W	BYPASS SW2_FLT_REN 		SW2DVS_RAMP SW2_PD SW3_ILIM_BYPASS SW3DVS_RAMP SW3_PD SW4_ILIM_BYPASS SW4_VS_RAMP	VSW1 SW2_UV_STATE SW2[UV_STATE SW2[UV_STATE SW3_UV_STATE SW3_UV_STATE SW3_UV_STATE SW4_UV_STATE SW4_UV_STATE SW4_UV_STATE	_STBY[7:0] SW2_OV_STATE JM[1:0] 2_SEQ[7:0] SW2_STBY 2_RUN[7:0] SW3_OV_STATE JM[1:0] 3_SEQ[7:0] SW3_OV_STATE JM[1:0] 3_STBY[7:0] SW4_OV_STATE JM[1:0] SW4_OV_STATE JM[1:0] SW4_OV_STATE JM[1:0] SW4_OV_STATE JM[1:0] SW4_STBY A_RUN[7:0]	'_MODE[1:0] SW3_ILIM_STATE '_MODE[1:0] SW4_ILIM_STATE	SW2PHASE[2:0] SW2_RUN SW3_WDBYPASS SW3PHASE[2:0] SW3_RUN SW3_RUN SW3_RUN SW4_WDBYPASS SW4PHASE[2:0]	_MODE[1:0] SW3_PG_EN
52 555 556 557 558 559 554 557 557 557 557 557 557 660 511 522 555 555 555 555 555 555 555 555	SW2 CONFIG1 SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW2 STBY VOLT SW3 CONFIG1 SW3 CONFIG2 SW3 PWRUP SW3 MODE1 SW3 RUN VOLT SW4 CONFIG1 SW4 CONFIG2 SW4 CONFIG2 SW4 PWRUP SW4 MODE1 SW4 RUN VOLT SW4 STBY VOLT SW4 STBY VOLT	R/W R/W	BYPASS SW2_FLT_REN		SW2DVS_RAMP SW2_PC SW3_ILIM_BYPASS SW3DVS_RAMP SW4_ILIM_BYPASS SW4DVS_RAMP SW4_PDGRP[1:0] SW4_PDGRP[1:0] SW5_ILIM_BYPASS	VSW1 SW2_UV_STATE SW2[UV_STATE SW2[UV_STATE SW3_UV_STATE SW3_UV_STATE SW3[UV_STATE SW4[UV_STATE SW4[UV_STATE SW4[UV_STATE SW4[UV_STATE SW4[UV_STATE]	_STBY[7:0] SW2_OV_STATE 	'_MODE[1:0] SW3_ILIM_STATE '_MODE[1:0] SW4_ILIM_STATE	SW2PHASE[2:0] SW2PHASE[2:0] SW3_WDBYPASS SW3PHASE[2:0] SW3_RUN SW4_WDBYPASS SW4PHASE[2:0] SW4PHASE[2:0] SW4PHASE[2:0] SW4PHASE[2:0]	_MODE[1:0] SW3_PG_EN _MODE[1:0]
52 55 55 55 55 55 55 55 55 55 55 55 55 5	SW2 CONFIG1 SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW2 STBY VOLT SW3 CONFIG1 SW3 CONFIG2 SW3 PWRUP SW3 MODE1 SW3 RUN VOLT SW4 CONFIG1 SW4 CONFIG2 SW4 CONFIG2 SW4 PWRUP SW4 MODE1 SW4 RUN VOLT SW4 STBY VOLT SW4 STBY VOLT SW4 STBY VOLT SW4 STBY VOLT SW5 CONFIG1 SW5 CONFIG2	R/W	BYPASS SW2_FLT_REN		SW2DVS_RAMP SW2_PD SW3_ILIM_BYPASS SW3DVS_RAMP SW4_ILIM_BYPASS SW4DVS_RAMP SW4_PDGRP[1:0]	VSW1 SW2_UV_STATE SW2[UV_STATE SW2[UV_STATE SW3_UV_STATE SW3_UV_STATE SW3[UV_STATE SW4[UV_STATE SW4[UV_STATE SW4[UV_STATE SW4[UV_STATE SW4[UV_STATE]	_STBY[7:0] SW2_OV_STATE JM[1:0] 2_SEQ[7:0] SW2_STBY 2_RUN[7:0] SW3_OV_STATE JM[1:0] 1_SEQ[7:0] SW3_STBY 3_RUN[7:0] SW4_OV_STATE JM[1:0] 1_SEQ[7:0] SW4_OV_STATE JM[1:0] 1_SEQ[7:0] SW4_STBY 4_RUN[7:0] 1_STBY[7:0]	'_MODE[1:0] SW3_ILIM_STATE '_MODE[1:0] SW4_ILIM_STATE	SW2PHASE[2:0] SW2_RUN SW3_WDBYPASS SW3PHASE[2:0] SW3_RUN SW4_WDBYPASS SW4_NDBYPASS SW4PHASE[2:0]	_MODE[1:0] SW3_PG_EN _MODE[1:0]
52 55 55 55 55 55 55 55 55 55 55 55 55 5	SW2 CONFIG1 SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW2 STBY VOLT SW3 CONFIG1 SW3 CONFIG2 SW3 PWRUP SW3 MODE1 SW3 RUN VOLT SW4 CONFIG1 SW4 CONFIG2 SW4 CONFIG2 SW4 PWRUP SW4 MODE1 SW4 RUN VOLT SW4 STBY VOLT SW4 STBY VOLT	R/W R/W	BYPASS SW2_FLT_REN		SW2DVS_RAMP SW2_PC SW3_ILIM_BYPASS SW3DVS_RAMP SW4_ILIM_BYPASS SW4DVS_RAMP SW4_PDGRP[1:0] SW4_PDGRP[1:0] SW5_ILIM_BYPASS	VSW1 SW2_UV_STATE SW2[UV_STATE SW2[UV_STATE SW3_UV_STATE SW3_UV_STATE SW3[UV_STATE SW4[UV_STATE SW4[UV_STATE SW4[UV_STATE SW4[UV_STATE SW4[UV_STATE]	_STBY[7:0] SW2_OV_STATE 	'_MODE[1:0] SW3_ILIM_STATE '_MODE[1:0] SW4_ILIM_STATE	SW2PHASE[2:0] SW2PHASE[2:0] SW3_WDBYPASS SW3PHASE[2:0] SW4_WDBYPASS SW4PHASE[2:0] SW4PHASE[2:0] SW4PHASE[2:0] SW5_WDBYPASS SW5_WDBYPASS	_MODE[1:0] SW3_PG_EN _MODE[1:0]

PF8100; PF8200

12-channel power management integrated circuit for high performance applications

AD	Register Name	R/W	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
DR	Negister Marile		DIT	BITO	bits	DIT4	BITS	DITZ	biri	BITO
71	SW5 RUN VOLT	R/W				VSW5	5_RUN[7:0]			
72	SW5 STBY VOLT	R/W				VSW5	_STBY[7:0]			
75	SW6 CONFIG1	R/W	SW6_UV_ BYPASS	SW6_OV_BYPASS	SW6_ILIM_BYPASS	SW6_UV_STATE	SW6_OV_STATE	SW6_ILIM_STATE	SW6_WDBYPASS	SW6_PG_EN
76	SW6 CONFIG2	R/W	SW6_FLT_REN	SW6_VTTEN	SW6DVS_RAMP	SW6IL	IM[1:0]		SW6PHASE[2:0]	
77	SW6 PWRUP	R/W				SW6	_SEQ[7:0]			
78	SW6 MODE1	R/W	-	—	SW6_PDGRP[1:0]		SW6_STBY	_MODE[1:0]	SW6_RUN	_MODE[1:0]
79	SW6 RUN VOLT	R/W				VSWe	6_RUN[7:0]			
7A	SW6 STBY VOLT	R/W				VSW6	_STBY[7:0]			
7D	SW7 CONFIG1	R/W	SW7_UV_ BYPASS	SW7_OV_BYPASS	SW7_ILIM_BYPASS	SW7_UV_STATE	SW7_OV_STATE	SW7_ILIM_STATE	SW7_WDBYPASS	SW7_PG_EN
7E	SW7 CONFIG2	R/W	SW7_FLT_REN	-	—	SW7IL	IM[1:0]		SW7PHASE[2:0]	
7F	SW7 PWRUP	R/W				SW7	_SEQ[7:0]			
80	SW7 MODE1	R/W	—	—	SW7_PD	GRP[1:0]	SW7_STBY	_MODE[1:0]	SW7_RUN	_MODE[1:0]
81	SW7 RUN VOLT	R/W	-	—	—			VSW7[4:0]		
	·									
85	LDO1 CONFIG1	R/W	LDO1_UV_ BYPASS	LDO1_OV_BYPASS	LDO1_ILIM_ BYPASS	LDO1_UV_STATE	LDO1_OV_STATE	LDO1_ILIM_STATE	LDO1_WDBYPASS	LDO1_PG_EN
86	LDO1 CONFIG2	R/W	LDO1_FLT_ REN	LDO1_PE	GRP[1:0]	-	-	-	LDO1_RUN_EN	LDO1_STBY_EN
87	LDO1 PWRUP	R/W				LDO1	_SEQ[7:0]			
88	LDO1 RUN VOLT	R/W	-	_	_	_		VLDO1_	RUN[3:0]	
89	LDO1 STBY	R/W	-	_	_	_		VLDO1_S	STBY[3:0]	
	VOLT									
8B	LDO2 CONFIG1	R/W	LDO2_UV_ BYPASS	LDO2_OV_BYPASS	LDO2_ILIM_ BYPASS	LDO2_UV_STATE	LDO2_OV_STATE	LDO2_ILIM_STATE	LDO2_WDBYPASS	LDO2_PG_EN
8C	LDO2 CONFIG2	R/W	LDO2_FLT_ REN	LDO2_PE)GRP[1:0]	LDO2HW_EN	VSELECT_EN	-	LDO2_RUN_EN	LDO2_STBY_EN
8D	LDO2 PWRUP	R/W				LDO2	_SEQ[7:0]			
8E	LDO2 RUN VOLT	R/W	-	-	-	-		VLDO2_	RUN[3:0]	
8F	LDO2 STBY VOLT	R/W	-	—	—	—		VLDO2_S	STBY[3:0]	
	VOEI									
91	LDO3 CONFIG1	R/W	LDO3_UV_	LDO3 OV BYPASS	LDO3_ILIM_	LDO3_UV_STATE	LDO3_OV_STATE	LDO3 ILIM STATE	LDO3 WDBYPASS	LDO3 PG EN
0.			BYPASS	2000_01_011100	BYPASS	2000_01_01112			2000_1100111100	
92	LDO3 CONFIG2	R/W	LDO3_FLT_ REN	LDO3_PDGRP[1:0]		-	-	-	LDO3_RUN_EN	LDO3_STBY_EN
93	LDO3 PWRUP	R/W				LDO3	_SEQ[7:0]			
94	LDO3 RUN VOLT	R/W	-	—	—	—		VLDO3_	RUN[3:0]	
95	LDO3 STBY	R/W	-	—	—	—		VLDO3_S	STBY[3:0]	
	VOLT									
			100115							
97	LDO4 CONFIG1	R/W	LDO4_UV_ BYPASS	LDO4_OV_BYPASS	BYPASS	LDO4_UV_STATE	LDO4_OV_STATE		LDO4_WDBYPASS	LDO4_PG_EN
98	LDO4 CONFIG2	R/W	LDO4_FLT_ REN	LDO4_PD	0GRP[1:0]	-	-	-	LDO4_RUN_EN	LDO4_STBY_EN
99	LDO4 PWRUP	R/W				LDO4	_SEQ[7:0]			
9A	LDO4 RUN VOLT	R/W	-	—	-	-			RUN[3:0]	
9B	LDO4 STBY VOLT	R/W	-	—	—	—		VLDO4_S	STBY[3:0]	
				I	<u> </u>	<u> </u>				
9D	VSNVS CONFIG1	R/W	_	_	_	_	_	_	Venivev	OLT [1:0]
50									VSINVSV	02. [1.0]
9F	PAGE SELECT	R/TW	—	—	—	—	-		PAGE[2:0]	

16.4 PF8100 OTP mirror register map (page 1)

	Reset types
OFF_OTP	Register loads the OTP mirror register values during power up
OTP	Register available in OTP bank only, reset from fuses when VIN crosses UVDET threshold
VSNVS	Reset when BOS has no valid input. VIN < UVDET and coin cell < 1.8 V (VSNVS not present)

AD DR	Register name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
A0	OTP FSOB SELECT	-	-	-	-	OTP_FSOB_ SOFTFAULT	OTP_FSOB_WDI	OTP_FSOB_WDC	OTP_FSOB_ HARDFAULT
A1	OTP I2C	-	-	-	-	OTP_I2C_CRC_EN		OTP_I2C_ADD[2:0]	
A2	OTP CTRL1	-	-	OTP_EWARN_TIME[1	1:0]	-	OTP_STANDBYINV	OTP_PG_ACTIVE	OTP_PG_CHECK
A3	OTP CTRL2	OTP_FSS_EN	OTP_FSS_RANGE	-	OTP_XFAILB_EN	OTP_VIN_OVLO_ SDWN	OTP_VIN_OVLO_EN	OTP_VIN_C	DVLO_DBNC[1:0]
A4	OTP CTRL3	OTP_VTT_PDOWN	OTP_SW6_VTTEN	OTP_SW50	CONFIG[1:0]	OTP_SW4CONFIG[1:0] OTP_SW1CONFIG[1:0]			
A5	OTP FREQ CTRL	OTP_SW_MODE	OTP_SYNCIN_EN	OTP_SYNCOUT_EN	OTP_FSYNC_ RANGE		OTP_CLK	_FREQ[3:0]	
A6	OTP COINCELL CTRL	_	-	-	-		OTP_V	COIN[3:0]	_
A7	OTP PWRON	-	-	OTP_PWRON_ MODE	OTP_PWRC	N_DBNC[1:0]	OTP_PWRON_ RST_EN	OTP_1	RESET[1:0]
A8	OTP WD CONFIG	-	-	OTP_WDI_MODE	OTP_WDI_INV	OTP_WD_EN	OTP_WD_STBY_EN	OTP_WDI_STBY_ ACTIVE	OTP_WDWINDOW
A9	OTP WD EXPIRE	-	-	-	-	-	0	TP_WD_MAX_EXPIRE	:[2:0]
AA	OTP WD COUNTER		OTP_WD_DI	URATION[3:0]			OTP_WD_MAX_CNT [3:0]		
AB	OTP FAULT COUNTERS	-	-	-	-	OTP_FAULT_MAX_CNT[3:0]			
AC	OTP FAULT TIMERS	-	-	-	-		OTP_TIME	R_FAULT[3:0]	
AD	OTP PWRDN DLY1	OTP_GRF	²⁴ _DLY[1:0]	OTP_GRP	'3_DLY[1:0]	OTP_GRP2_DLY[1:0] OTP_GRP1_DLY[1:0]			
AE	OTP PWRDN DLY2	OTP_PD_SEQ_DLY[1	:0]	-	-	-	-	OTP_RESE	TBMCU_DLY[1:0]
AF	OTP PWRUP CTRL	-	OTP_PWRDWN_ MODE	OTP_PGOOD	D_PDGRP[1:0]	OTP_RESETBMCU_PDGRP[1:0] OTP_SEQ_TBASE[1:0]			
B0	OTP RESETBMCU PWRUP	OTP_RESETBMCU_SEQ[7:0]							
B1	OTP PGOOD PWRUP	OTP_PGOOD_SEQ[7:0]							
B2	OTP SW1 VOLT	OTP_VSW1[7:0]							
B3	OTP SW1 PWRUP	OTP_SW1_SEQ[7:0]						-	
B4	OTP SW1 CONFIG1	OTP_SW1	UV_TH[1:0]	OTP_SW1	OV_TH[1:0]	OTP_SW1	_PDGRP[1:0]	OTP_S	SW1ILIM[1:0]
B5	OTP SW1 CONFIG2	OTP_SW1_I	SELECT[1:0]		OTP_SW1PHASE[2:0]		OTP_SW1DVS_RAMP	OTP_SW1_PG_EN	OTP_SW1_WDBYPASS
B6	OTP SW2 VOLT	LT OTP_VSW2[7:0]							
B7	OTP SW2 PWRUP	OTP_SW2_SEQ[7:0]							
B8	OTP SW2 CONFIG1	OTP_SW2UV_TH[1:0] OTP_SW2OV_TH[1:0] OTP_SW2_PDGRP[1:0] 0				OTP_S	SW2ILIM[1:0]		
B9	OTP SW2 CONFIG2	OTP_SW2_I	_SELECT[1:0]		OTP_SW2PHASE[2:0]		OTP_SW2DVS_RAMP	OTP_SW2_PG_EN	OTP_SW2_WDBYPASS
BA	OTP SW3_				OTP	_VSW3[7:0]			
BB	VOLT OTP SW3 PWRUP	OTP_SW3_SEQ[7:0]							
r o 10	0_PF8200			All information provide	ed in this document is si	ubject to legal disclaimer	s.	© NXP E	8.V. 2018. All rights reserve

106 / 130

NXP Semiconductors

12-channel power management integrated circuit for high performance applications

AD DR	Register name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
вс	OTP SW3 CONFIG1	OTP_SW	'3UV_TH[1:0]	OTP_SW3	OV_TH[1:0]	OTP_SW3	_PDGRP[1:0]	OTP_S	SW3ILIM[1:0]
BD	OTP SW3 CONFIG2	OTP_SW3	LSELECT[1:0]		OTP_SW3PHASE[2:0]		OTP_SW3DVS_RAMP	OTP_SW3_PG_EN	OTP_SW3_WDBYPASS
BE	OTP SW4 VOLT	OTP_VSW4[7:0]							
BF	OTP SW4 PWRUP	OTP_SW4_SEQ[7:0]							
C0	OTP SW4 CONFIG1	OTP_SW	4UV_TH[1:0]	OTP_SW4	OV_TH[1:0]	OTP_SW4	_PDGRP[1:0]	OTP_S	W4ILIM[1:0]
C1	OTP SW4 CONFIG2	OTP_SW4	LSELECT[1:0]		OTP_SW4PHASE[2:0]		OTP_SW4DVS_RAMP	OTP_SW4_PG_EN	OTP_SW4_WDBYPASS
C2 C3	OTP SW5 VOLT OTP SW5	OTP_VSW5[7:0] OTP_SW5_SEQ[7:0]							
	PWRUP							075	
C4	OTP SW5 CONFIG1	OTP_SW	/5UV_TH[1:0]	OTP_SW5	OV_TH[1:0]	OTP_SW5	_PDGRP[1:0]		SW5ILIM[1:0]
C5	OTP SW5 CONFIG2	OTP_SW5	LSELECT[1:0]		OTP_SW5PHASE[2:0]		OTP_SW5DVS_RAMP	OTP_SW5_PG_EN	OTP_SW5_WDBYPASS
C6	OTP SW6 VOLT				OTP	_VSW6[7:0]			_
C7	OTP SW6 PWRUP					W6_SEQ[7:0]			
C8	OTP SW6	OTP_SW	/6UV_TH[1:0]	OTP_SW6OV_TH[1:0]	OTP_SW6	_PDGRP[1:0]	OTP_S	
C9	CONFIG1 OTP SW6	OTP_SW6	LSELECT[1:0]	OTP_SW6PHASE[2:0]		OTP_SW6DVS_RAMP	OTP_SW6_PG_EN	OTP SW6 WDBYPASS
	CONFIG2				-				
CA	OTP SW7 VOLT	-	_	-			OTP_VSW7[4:0]		_
СВ	OTP SW7 PWRUP				OTP_S	W7_SEQ[7:0]			
сс	OTP SW7 CONFIG1	OTP_SW	7UV_TH[1:0]	OTP_SW7	OV_TH[1:0]	OTP_SW7	_PDGRP[1:0]	OTP_S	SW7ILIM[1:0]
CD	OTP SW7 CONFIG2	OTP_SW7	LSELECT[1:0]		OTP_SW7PHASE[2:0]		-	OTP_SW7_PG_EN	OTP_SW7_WDBYPASS
CE	OTP LDO1	OTP_LDC	01UV_TH[1:0]	OTP_LDO	IOV_TH[1:0]		OTP_V	LDO1[3:0]	
	VOLT	OTP_LDC	D1UV_TH[1:0]	OTP_LDO ⁷	IOV_TH[1:0]		OTP_V	LDO1[3:0]	_
CF	VOLT OTP LDO1 PWRUP			OTP_LDO	OTP_LL	001_SEQ[7:0]		1	
	VOLT OTP LDO1		01UV_TH[1:0] 1_PDGRP[1:0]	OTP_LDO		001_SEQ[7:0] —	OTP_V OTP_LDO1_PG_EN	LDO1[3:0] OTP_LDO1_ WDBYPASS	OTP_LDO1LS
CF D0	VOLT OTP LDO1 PWRUP OTP LDO1 CONFIG	OTP_LDO	1_PDGRP[1:0]	-	OTP_LC	1	OTP_LDO1_PG_EN	OTP_LDO1_ WDBYPASS	OTP_LDO1LS
CF D0 D1	VOLT OTP LDO1 PWRUP OTP LDO1 CONFIG OTP LDO2 VOLT	OTP_LDO		-	OTP_L0 20V_TH[1:0]	-	OTP_LDO1_PG_EN	OTP_LDO1_	OTP_LDO1LS
CF D0 D1 D2	VOLT OTP LDO1 PWRUP OTP LDO1 CONFIG OTP LDO2 VOLT OTP LDO2 PWRUP	OTP_LDO OTP_LDC	1_PDGRP[1:0])2UV_TH[1:0]	 OTP_LDO2	OTP_LC 		OTP_LDO1_PG_EN OTP_V	OTP_LDO1_ WDBYPASS LDO2[3:0]	
CF D0 D1	VOLT OTP LDO1 PWRUP OTP LDO1 CONFIG OTP LDO2 VOLT OTP LDO2	OTP_LDO OTP_LDC	1_PDGRP[1:0]	-	OTP_L0 20V_TH[1:0]	-	OTP_LDO1_PG_EN	OTP_LDO1_ WDBYPASS	OTP_LDO1LS OTP_LDO2LS
CF D0 D1 D2 D3	VOLT OTP LDO1 PWRUP OTP LDO1 CONFIG OTP LDO2 PWRUP OTP LDO2 PWRUP OTP LDO2 CONFIG	OTP_LDO OTP_LDO OTP_LDO	1_PDGRP[1:0])2UV_TH[1:0] 2_PDGRP[1:0]	OTP_LDO2	OTP_LC 20V_TH[1:0] OTP_LDO2HW_EN		OTP_LDO1_PG_EN OTP_V OTP_LDO2_PG_EN	OTP_LDO1_ WDBYPASS LDO2[3:0] OTP_LDO2_ WDBYPASS	
CF D0 D1 D2 D3 D4	VOLT OTP LDO1 PWRUP OTP LDO1 CONFIG OTP LDO2 VOLT OTP LDO2 PWRUP OTP LDO2 CONFIG OTP LDO2 CONFIG OTP LDO2 CONFIG	OTP_LDO OTP_LDO OTP_LDO	1_PDGRP[1:0])2UV_TH[1:0]	OTP_LDO2	OTP_LC 20V_TH[1:0] 0TP_LD02HW_EN 30V_TH[1:0]		OTP_LDO1_PG_EN OTP_V OTP_LDO2_PG_EN	OTP_LDO1_ WDBYPASS LDO2[3:0] OTP_LDO2_	
CF D0 D1 D2 D3 D4 D5	VOLT OTP LDO1 PWRUP OTP LDO1 CONFIG OTP LDO2 VOLT OTP LDO2 PWRUP OTP LDO2 OTP LDO3 VOLT OTP LDO3 PWRUP	OTP_LDO OTP_LDO OTP_LDO OTP_LDO	1_PDGRP[1:0] 22UV_TH[1:0] 2_PDGRP[1:0] 03UV_TH[1:0]	OTP_LDO2	OTP_LC 20V_TH[1:0] 0TP_LD02HW_EN 30V_TH[1:0]		OTP_LDO1_PG_EN OTP_V OTP_LDO2_PG_EN OTP_V	OTP_LDO1_ WDBYPASS LDO2[3:0] OTP_LDO2_ WDBYPASS LDO3[3:0]	OTP_LDO2LS
CF D0 D1 D2 D3 D4	VOLT OTP LDO1 PWRUP OTP LDO1 CONFIG OTP LDO2 VOLT OTP LDO2 PWRUP OTP LDO2 CONFIG OTP LDO3 OTP LDO3 OTP LDO3 OTP LDO3	OTP_LDO OTP_LDO OTP_LDO OTP_LDO	1_PDGRP[1:0])2UV_TH[1:0] 2_PDGRP[1:0]	OTP_LDO2	OTP_LC 20V_TH[1:0] 0TP_LD02HW_EN 30V_TH[1:0]		OTP_LDO1_PG_EN OTP_V OTP_LDO2_PG_EN	OTP_LDO1_ WDBYPASS LDO2[3:0] OTP_LDO2_ WDBYPASS	
CF D0 D1 D2 D3 D4 D5 D6	VOLT OTP LD01 PWRUP OTP LD01 CONFIG OTP LD02 VOLT OTP LD02 CONFIG OTP LD02 CONFIG OTP LD03 VOLT OTP LD03 OTP LD03 CONFIG	OTP_LDO OTP_LDO OTP_LDO OTP_LDO OTP_LDO	1_PDGRP[1:0] D2UV_TH[1:0] 2_PDGRP[1:0] D3UV_TH[1:0] 3_PDGRP[1:0]	OTP_LDO:	OTP_LC 20V_TH[1:0] OTP_LD02HW_EN 30V_TH[1:0] OTP_LC OTP_LC		OTP_LDO1_PG_EN OTP_V OTP_LDO2_PG_EN OTP_LDO3_PG_EN	OTP_LDO1_ WDBYPASS LDO2[3:0] OTP_LDO2_ WDBYPASS LDO3[3:0] OTP_LDO3_ WDBYPASS	OTP_LDO2LS
CF D0 D1 D2 D3 D3 D4 D5 D6 D7	VOLT OTP LDO1 PWRUP OTP LDO1 CONFIG OTP LDO2 VOLT OTP LDO2 PWRUP OTP LDO2 CONFIG OTP LDO3 VOLT OTP LDO3 PWRUP OTP LDO3 PWRUP OTP LDO3 OTP LDO3 PWRUP OTP LDO3 OTP LDO4 OTP LD04 OTP LD0	OTP_LDO OTP_LDO OTP_LDO OTP_LDO OTP_LDO	1_PDGRP[1:0] 22UV_TH[1:0] 2_PDGRP[1:0] 03UV_TH[1:0]	OTP_LDO:	OTP_LC 20V_TH[1:0] OTP_LD02HW_EN 30V_TH[1:0] OTP_LC OTP_LC 0000_TH[1:0]		OTP_LDO1_PG_EN OTP_V OTP_LDO2_PG_EN OTP_LDO3_PG_EN	OTP_LDO1_ WDBYPASS LDO2[3:0] OTP_LDO2_ WDBYPASS LDO3[3:0] OTP_LDO3_	OTP_LDO2LS
CF D0 D1 D2 D3 D4 D5 D6	VOLT OTP LDO1 PWRUP OTP LDO1 CONFIG OTP LDO2 VOLT OTP LDO2 PWRUP OTP LDO2 CONFIG OTP LDO3 VOLT OTP LDO3 PWRUP OTP LDO3 PWRUP OTP LDO3 PWRUP OTP LDO3 PWRUP OTP LDO3 PWRUP OTP LDO3 OTP LDO3 PWRUP OTP LDO3 OTP LDO3 PWRUP OTP LDO3 OTP LDO3 PWRUP OTP LDO3 OTP LDO3 OT	OTP_LDO OTP_LDO OTP_LDO OTP_LDO OTP_LDO	1_PDGRP[1:0] D2UV_TH[1:0] 2_PDGRP[1:0] D3UV_TH[1:0] 3_PDGRP[1:0]	OTP_LDO:	OTP_LC 20V_TH[1:0] OTP_LD02HW_EN 30V_TH[1:0] OTP_LC OTP_LC 0000_TH[1:0]		OTP_LDO1_PG_EN OTP_V OTP_LDO2_PG_EN OTP_LDO3_PG_EN	OTP_LDO1_ WDBYPASS LDO2[3:0] OTP_LDO2_ WDBYPASS LDO3[3:0] OTP_LDO3_ WDBYPASS	OTP_LDO2LS
CF D0 D1 D2 D3 D3 D4 D5 D6 D7	VOLT OTP LDO1 PWRUP OTP LDO2 VOLT OTP LDO2 VOLT OTP LDO2 CONFIG OTP LDO3 VOLT OTP LDO3 OTP LDO3 CONFIG OTP LDO3 CONFIG OTP LDO3 CONFIG OTP LDO3 CONFIG	OTP_LDO OTP_LDO OTP_LDO OTP_LDO OTP_LDO	1_PDGRP[1:0] D2UV_TH[1:0] 2_PDGRP[1:0] D3UV_TH[1:0] 3_PDGRP[1:0]	OTP_LDO:	OTP_LC 20V_TH[1:0] OTP_LD02HW_EN 30V_TH[1:0] OTP_LC OTP_LC 0000_TH[1:0]		OTP_LDO1_PG_EN OTP_V OTP_LDO2_PG_EN OTP_LDO3_PG_EN	OTP_LDO1_ WDBYPASS LDO2[3:0] OTP_LDO2_ WDBYPASS LDO3[3:0] OTP_LDO3_ WDBYPASS	OTP_LDO2LS
CF D0 D1 D2 D3 D3 D4 D5 D6 D7 D7 D8	VOLT OTP LDO1 PWRUP OTP LDO1 CONFIG OTP LDO2 VOLT OTP LDO2 PWRUP OTP LDO2 CONFIG OTP LDO3 VOLT OTP LDO3 PWRUP OTP LDO3 CONFIG OTP LDO3 PWRUP OTP LDO3 CONFIG OTP LDO4 CONFIG OTP LO04 CONFIG OTP LDO4 CONFIG OTP LDO4 CONFIG OTP LDO4 CONFIG OTP LDO4 CONFIG OTP LDO4 CONFIG OTP LDO4 CONFIG OTP LDO4 CONFIG OTP LDO4 CONFIG CONFIG OTP LDO4 CONFIG OTP LDO4 CONFIG CONFIG CONFIC	OTP_LDO OTP_LDO OTP_LDO OTP_LDO OTP_LDO	1_PDGRP[1:0] D2UV_TH[1:0] 2_PDGRP[1:0] 3_PDGRP[1:0] D4UV_TH[1:0]	OTP_LDO:	OTP_LC 20V_TH[1:0] OTP_LDO2HW_EN 30V_TH[1:0] OTP_LC 0TP_LC 0TP_LC		OTP_LDO1_PG_EN OTP_V OTP_LDO2_PG_EN OTP_LDO3_PG_EN OTP_V	OTP_LDO1_ WDBYPASS LDO2[3:0] OTP_LDO2_ WDBYPASS LDO3[3:0] OTP_LDO3_ WDBYPASS LDO4[3:0] OTP_LDO4_ WDBYPASS	OTP_LDO2LS OTP_LDO3LS
CF D0 D1 D2 D3 D3 D4 D5 D6 D6 D6 D8 D9	VOLT OTP LDO1 PWRUP OTP LDO1 CONFIG OTP LDO2 VOLT OTP LDO2 OTP LDO2 OTP LDO3 VOLT OTP LDO3 VOLT OTP LDO3 CONFIG OTP LDO3 CONFIG OTP LDO4 OTP LDO4 OTP LDO4 OTP LDO4 CONFIG	OTP_LDO OTP_LDO OTP_LDO OTP_LDO OTP_LDO	1_PDGRP[1:0] D2UV_TH[1:0] 2_PDGRP[1:0] 3_PDGRP[1:0] D4UV_TH[1:0]	OTP_UDO: OTP_VSELECT_EN OTP_LDO:	OTP_LC 20V_TH[1:0] 0TP_LD02HW_EN 30V_TH[1:0] 0TP_LC 0TP_LC 0TP_LC 0TP_LC		OTP_LDO1_PG_EN OTP_V OTP_LDO2_PG_EN OTP_LDO3_PG_EN OTP_V OTP_LDO3_PG_EN	OTP_LDO1_ WDBYPASS LDO2[3:0] OTP_LDO2_ WDBYPASS LDO3[3:0] OTP_LDO3_ WDBYPASS LDO4[3:0] OTP_LDO4_ WDBYPASS	OTP_LDO2LS OTP_LDO3LS OTP_LDO4LS
CF D0 D1 D2 D3 D3 D4 D5 D6 D6 D6 D8 D9	VOLT OTP LDO1 PWRUP OTP LDO1 CONFIG OTP LDO2 VOLT OTP LDO2 PWRUP OTP LDO2 CONFIG OTP LDO3 VOLT OTP LDO3 PWRUP OTP LDO3 CONFIG OTP LDO3 PWRUP OTP LDO3 CONFIG OTP LDO4 CONFIG OTP LO04 CONFIG OTP LDO4 CONFIG OTP LDO4 CONFIG OTP LDO4 CONFIG OTP LDO4 CONFIG OTP LDO4 CONFIG OTP LDO4 CONFIG OTP LDO4 CONFIG OTP LDO4 CONFIG CONFIG OTP LDO4 CONFIG OTP LDO4 CONFIG CONFIG CONFIC	OTP_LDO OTP_LDO OTP_LDO OTP_LDO OTP_LDO	1_PDGRP[1:0] D2UV_TH[1:0] 2_PDGRP[1:0] 3_PDGRP[1:0] D4UV_TH[1:0]	OTP_UDO: OTP_VSELECT_EN OTP_LDO:	OTP_LC 20V_TH[1:0] 0TP_LD02HW_EN 30V_TH[1:0] 0TP_LC 0TP_LC 0TP_LC 0TP_LC		OTP_LDO1_PG_EN OTP_V OTP_LDO2_PG_EN OTP_LDO3_PG_EN OTP_V OTP_LDO3_PG_EN	OTP_LDO1_ WDBYPASS LDO2[3:0] OTP_LDO2_ WDBYPASS LDO3[3:0] OTP_LDO3_ WDBYPASS LDO4[3:0] OTP_LDO4_ WDBYPASS	OTP_LDO2LS OTP_LDO3LS OTP_LDO4LS
CF D0 D1 D2 D3 D4 D5 D6 D6 D7 D8 D9 D9 DA	VOLT OTP LD01 PWRUP OTP LD02 CONFIG OTP LD02 VOLT OTP LD02 CONFIG OTP LD03 OTP LD03 OTP LD03 OTP LD03 OTP LD03 OTP LD03 OTP LD03 OTP LD04 OTP LD04 PWRUP OTP LD04 OTP	OTP_LDO OTP_LDO OTP_LDO OTP_LDO OTP_LDO	1_PDGRP[1:0] D2UV_TH[1:0] 2_PDGRP[1:0] 3_PDGRP[1:0] 3_PDGRP[1:0] 4_PDGRP[1:0] 4_PDGRP[1:0] 	OTP_UDO: OTP_VSELECT_EN OTP_LDO: OTP_LDO: OTP_LDO: OTP_LDO: OTP_LDO: OTP_LDO: OTP_LDO: OTP_LDO: OTP_SW6_	OTP_LC 20V_TH[1:0] 0TP_LDO2HW_EN 30V_TH[1:0] 0TP_LC 0TP_LC 0TP_LC 0TP_LC 0TP_LC 0TP_LC 0TP_LC		OTP_LDO1_PG_EN OTP_V OTP_LDO2_PG_EN OTP_LDO3_PG_EN OTP_V OTP_LDO4_PG_EN 	OTP_LDO1_ WDBYPASS LDO2[3:0] OTP_LDO2_ WDBYPASS LDO3[3:0] OTP_LDO3_ WDBYPASS LDO4[3:0] OTP_LDO4_ WDBYPASS VSNV3	OTP_LDO2LS OTP_LDO3LS OTP_LDO4LS
CF D0 D1 D2 D3 D4 D5 D6 D5 D6 D7 D8 D9 D9 DA D8 D9 D4 D9 D4	VOLT OTP LDO1 PWRUP OTP LDO1 CONFIG OTP LDO2 VOLT OTP LDO2 PWRUP OTP LDO2 CONFIG OTP LDO3 VOLT OTP LDO3 VOLT OTP LDO3 VOLT OTP LDO3 OTP LDO3 OTP LDO3 OTP LDO4 OTP LO4 OTP LDO4 OTP LO4 OTP LDO4 OTP LDO4 OTP LDO4 OTP LDO4 OTP LO5 OTP USNVS CONFIG		1_PDGRP[1:0] D2UV_TH[1:0] 2_PDGRP[1:0] 3_PDGRP[1:0] 3_PDGRP[1:0] 4_PDGRP[1:0] 4_PDGRP[1:0] 	OTP_USELECT_EN OTP_LDOX OTP_LDOX OTP_LDOX OTP_LDOX OTP_LDOX OTP_LDOX OTP_SW6 OVBYPASS	OTP_LC 20V_TH[1:0] 0TP_LDO2HW_EN 30V_TH[1:0] 0TP_LC 0TP_LC 0TP_LC 0TP_LC 0TP_LC 0TP_LC 0TP_LC		OTP_LDO1_PG_EN OTP_V OTP_LDO2_PG_EN OTP_LDO3_PG_EN OTP_LDO3_PG_EN OTP_LDO4_PG_EN OTP_LDO4_PG_EN OTP_LDO4_PG_EN OTP_LDO4_PG_EN OTP_LDO4_PG_EN	OTP_LDO1_ WDBYPASS LDO2[3:0] OTP_LDO2_ WDBYPASS LDO3[3:0] OTP_LDO3_ WDBYPASS LDO4[3:0] OTP_LDO4_ WDBYPASS VD04[3:0] OTP_LDO4_ VDBYPASS OTP_LDO4_ OTP_LDO4_ OTP_SW2_ OTP_LO2_ OTP_SW2_ OTP_LDO2_ OTP_LDO2_ OTP_LDO2_ OTP_SW2_ OTP_LDO2_ OTP_LDO2_ OTP_SW2_ OTP_LDO2_ OTP_LDO2_ OTP_LDO3_ OTP_LDO3_ OTP_SW2 OTP_LDO3_ OTP_LDO3_ OTP_SW2 OTP_LDO3_ OTP_LDO3_ OTP_LDO3_	OTP_LDO2LS OTP_LDO3LS OTP_LDO4LS SVOLT [1:0] OTP_SW1_OVBYPASS OTP_LDO1_

12-channel power management integrated circuit for high performance applications

AD DR	Register name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
DD	OTP_UV_ BYPASS1	—	OTP_SW7_ UVBYPASS	OTP_SW6_ UVBYPASS	OTP_SW5_ UVBYPASS	OTP_SW4_ UVBYPASS	OTP_SW3_ UVBYPASS	OTP_SW2_ UVBYPASS	OTP_SW1_UVBYPASS
DE	OTP_UV_ BYPASS2	—	_	—	-	OTP_LDO4_ UVBYPASS	OTP_LDO3_ UVBYPASS	OTP_LDO2_ UVBYPASS	OTP_LDO1_ UVBYPASS
DF	OTP_ILIM_ BYPASS1	—	OTP_SW7_ ILIMBYPASS	OTP_SW6_ ILIMBYPASS	OTP_SW5_ ILIMBYPASS	OTP_SW4_ ILIMBYPASS	OTP_SW3_ ILIMBYPASS	OTP_SW2_ ILIMBYPASS	OTP_SW1_ ILIMBYPASS
E0	OTP_ILIM_ BYPASS2	—	_	_	-	OTP_LDO4_ ILIMBYPASS	OTP_LDO3_ ILIMBYPASS	OTP_LDO2_ ILIMBYPASS	OTP_LDO1_ ILIMBYPASS
E3	OTP DEBUG1	-	-	-	-	-	-	-	BGMOM_BYPASS

17 OTP/TBB and default configurations

The PF8100/PF8200 supports OTP fuse bank configuration and a predefined hardwire configurations to select the default power up configuration via the VDDOTP pin.

The default power up configuration is loaded into the functional I²C registers based on the voltage on VDDOTP pin on register loading.

- If VDDOTP = GND, the device loads the configuration from the OTP mirror registers.
- If VDDOTP = V1P5D, the device loads the configuration from the default hardwire configuration.

When OTP configuration is selected, the register loading occurs in two stages:

- In the first stage, the fuses are loaded in the OTP Mirror registers every time VIN crosses the UVDET threshold in the rising edge.
- At the second stage, data from the mirror registers are loaded into the functional I²C registers for device operation.

When VDDOTP = GND, the mirror registers hold the default configuration to be used on a power-on event. The mirror registers can be modified during the TBB mode in order to test a custom power up configuration and/or burn the configuration into the OTP fuses to generate a customized default power up configuration.

When VDDOTP = V1P5D, the I^2C functional register will always be loaded from the hardwire configuration every time a default loading is required. Therefore, no TBB operation is possible in this configuration.

In the event of a TRIM/OTP loading failure or a self-test failure, the corresponding fault flag is set and any PWRUP event is ignored until the flags are cleared by writing a 1 during the QPU_OFF state.

The TRIM_NOK, OTP_NOK and STEST_NOK flags can only be written when the TBBEN is set high (in TBB Mode). In normal operation, the TRIM_NOK, OTP_NOK and STEST_NOK flags can only be read, but not cleared.

17.1 TBB (Try Before Buy) operation

The PF8100/PF8200 allows temporary configuration (TBB) to debug or test a customized power up configuration in the system. In order to access the TBB mode, the TBBEN pin should be set high .

In this mode of operation, the device ignores the default value of the LPM_OFF bit and moves into the QPU_Off state, regardless of the result of the self-test. However, the actual result of the self-test is notified by the STEST_NOK flag.

- When the self-test is successful the STEST_NOK flag is set to 0
- When the self-test has failed, the STEST_NOK flag is set to 1

12-channel power management integrated circuit for high performance applications

In the TBB mode, the following conditions are valid:

- I²C communication uses standard communication with no CRC and secure write disabled.
- Default I²C address is 0x08 regardless of the address configured by OTP.
- Watchdog monitoring is disabled (including WDI and internal watchdog timer).
- The PF8100/PF8200 can communicate through $\rm I^2C$ as long as $\rm V_{\rm DDIO}$ is provided to the PMIC externally.

•

The PAGE[2:0] bits are provided to grant access to the mirror registers and other OTP dedicated bits. When device is in the TBB mode, it can access the mirror registers in the extended register Page 1. With the TBBEN pin pulled low, access to the extended register pages is not allowed.

The mirror registers are preloaded with the values form the OTP configuration. These may be modified to set the proper power up configuration during TBB operation.

If a power up event is present with the TBBEN pin set high, device will power up with the proper configuration but limited functionality.


Limited functionality includes:

- Default I²C address = 0x08
- CRC and secure write disabled
- · Watchdog operation/monitoring disable

In order to allow TBB operation with full functionality, the TBBEN pin must be low when the power up event occurs.

The PF8100/PF8200 can operate normally using the TBB configuration, as long as VIN does not go below the UVDET threshold. If VIN is lost (VIN < UVDET) the mirror register will be reset and TBB configuration must be performed again.







17.2 OTP fuse programming

A permanent OTP configuration is possible by burning the OTP fuses. OTP fuse burning is performed in the TBBEN mode during the QPU_Off state. Contact your NXP representative for detailed information on OTP fuse programming.

17.3 Default hardwire configuration

If VDDOTP = V1P5D, the device loads the configuration from the default hardwire configuration directly into the corresponding I^2C functional registers every time the registers need to be reloaded.

PF8100_PF8200	All information provided in this document is subject to legal disclaimers.	© NXP B.V. 2018. All rights reserved.
Data sheet: advance information	Rev. 5.0 — 1 October 2018	

12-channel power management integrated circuit for high performance applications

When using the hardwire configuration, the TRIM values are still loaded from the OTP fuses. In the event of a TRIM loading failure, the corresponding fault flag is set to 1.

When the hardwire configuration is used, the PF8100/PF8200 does not allow TBB mode operation. When TBBEN = V1P5D, the device enters a debug mode. In this mode of operation, the device ignores the default value of the LPM_OFF bit and moves into the QPU_Off state, regardless of the result of the self-test. However, the actual result of the self-test is notified by the STEST_NOK flag.

- When the self-test is successful, the STEST_NOK flag is set to 0
- When the self-test has failed, the STEST_NOK flag is set to 1

During hardwire configuration, the OTP_NOK flag is always set to 0.

When any of the TRIM_NOK, OTP_NOK or STEST_NOK flags is set, any PWRUP event is ignored until the flags are cleared by writing a 0. These flags can only be written when the system is in the debug mode, (TBBEN = V1P5D). In normal operation, the TRIM_NOK, OTP_NOK and STEST_NOK flags are read only.






Figure 39. Hardwire operation diagram

For simplicity, the default hardwire configuration in PF8100/PF8200 is organized based on the OTP register map as shown in <u>Table 77</u>.

Table 11.	. Delault haruwire configur	aliu								
ADDR	Register name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	Configuration
A0	OTP FSOB SELECT	0	0	0	0	0	0	0	0	Active Safe State disabled FSOB pin not used
A1	OTP I2C	0	0	0	0	0	0	0	0	Secured I2C disabled I2C CRC disabled I2C address = 0x08
A2	OTP CTRL1	0	0	0	0	0	0	1	0	100 µs EWARN Fail-safe State enabled STANDBY active high PGOOD indicator PG not Check on power up
A3	OTP CTRL2	0	0	0	0	0	1	0	1	FSS disabled FSS Range = 5 % XFAILB Disabled VIN_OVLO shutdown disabled VIN_OVLO enabled VIN_OVLO debounce = 100 μs
A4	OTP CTRL3	0	0	0	0	0	0	0	1	VTT Hi-Z off Single phase: SW6, SW5, SW4, SW3 Dual phase: SW1/SW2

Table 77. Default hardwire configuration

PF8100_PF8200

Data sheet: advance information

© NXP B.V. 2018. All rights reserved.

PF8100; PF8200

12-channel power management integrated circuit for high performance applications

ADDR	Register name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	Configuration
A5	OTP FREQ CTRL	0	0	0	0	0	0	0	0	SWx in APS SYNCIN = Disabled SYNCOUT disabled SYNCIN range = 2 MHz - 3 MHz CLK Frequency = 2.5 MHz
46	OTP COINCELL CTRL	0	0	0	0	1	0	1	1	VCOIN = 3.0 V
\7	OTP PWRON	0	0	0	0	0	0	0	0	PWRON = Level sensitive
\8	OTP WD CONFIG	0	0	0	1	0	0	0	0	WDI generates soft WD reset WDI detect on rising edge WD timer disabled W Timer in standby disabled WDI detect in standby disabled WD windows = 100 %
\9	OTP WD EXPIRE	0	0	0	0	0	1	1	1	Max WD expire count = 8
A	OTP WD COUNTER	1	0	1	0	1	1	1	1	WD duration = 1024 ms Max WD count = 16
в	OTP FAULT COUNTERS	1	1	1	1	1	1	1	1	Fail Safe MAX counter = 16 Regulator fault max counter = 16
(C	OTP FAULT TIMERS	0	0	0	0	1	1	1	1	Fail safe OK timer = 1 minute Regulator fault timer = Disabled
				I		<u> </u>				
ND	OTP PWRDN DLY1	0	0	0	0	0	0	0	0	GRP4 delay = 125 μs GRP 3 delay = 125 μs GRP 2 delay = 125 μs GRP 1 delay = 125 μs
λE	OTP PWRDN DLY2	0	0	0	0	0	0	0	1	No power down delay RESETBMCU delay = 10 µs
A F	OTP PWRUP CTRL	0	0	0	0	0	0	1	0	PD mirror sequence RESETBMCU PD Group2 TBASE = 250 µs
30	OTP RESETBMCU PWRUP	0	0	0	0	0	1	1	1	RESETBMCU SEQ = Slot 6
31	OTP PGOOD PWRUP	0	0	0	0	0	0	0	0	PGOOD SEQ = OFF
32		0	1	1	0	0	0	0	0	Vellage = 1.0.V
	OTP SW1 VOLT									Voltage = 1.0 V
33	OTP SW1 PWRUP	0	0	0	0	0	0	0	1	SEQ = Slot 0
34	OTP SW1 CONFIG1	0	1	0	1	0	0	1	1	UV mon = 7 % OV mon = 7 % SW PD Group4 ILIM typ 4.5 A
35	OTP SW1 CONFIG2	0	0	1	1	1	1	1	0	L = 1 μ H Phase = 0° DVS Ramp = 12.5 mV/ μ s PG = EN WDBYPASS = Disable
36	OTP SW2 VOLT	0	1	1	0	0	0	0	0	Voltage = 1.0 V
37	OTP SW2 PWRUP	0	0	0	0	0	0	0	1	SEQ = Slot 0
38	OTP SW2 CONFIG1	0	1	0	1	0	0	1	1	UV mon = 7 % OV mon = 7 % SW PD Group4 ILIM typ 4.5 A
9	OTP SW2 CONFIG2	0	0	0	1	1	1	1	0	L = 1 µH Phase = 180° DVS Ramp = 12.5 mV/µs PG = EN WDBYPASS = Disable
						I				
BA	OTP SW3_VOLT	0	1	1	1	0	0	0	0	Voltage = 1.1 V
BB	OTP SW3 PWRUP	0	0	0	0	0	1	0	1	SEQ = Slot 4
3C	OTP SW3 CONFIG1	0	1	0	1	0	0	1	1	UV mon = 7 % OV mon = 7 % SW PD Group4 ILIM min 4.5 A
BD	OTP SW3 CONFIG2	0	0	1	1	1	1	1	0	L = 1 µH Phase = 0° DVS Ramp = 12.5 mV/µs PG = EN WDBYPASS = Disable
						1				
BE	OTP SW4 VOLT	0	1	1	1	0	0	0	0	Voltage = 1.1 V
3F	OTP SW4 PWRUP	0	0	0	0	0	1	0	1	SEQ = Slot 4
C0	OTP SW4 CONFIG1	0	1	0	1	0	0	1	1	UV mon = 7 % OV mon = 7 % SW PD Group4 ILIM min 4.5 A
C1	OTP SW4 CONFIG2	0	0	1	1	1	1	1	0	L = 1 µH Phase = 0º DVS Ramp = 12.5 mV/µs PG = EN WDBYPASS =
										Disable
22	OTP SW5 VOLT	0	1	1	1	0	0	0	0	Voltage = 1.1 V
23	OTP SW5 PWRUP	0	0	0	0	0	0	1	1	SEQ = Slot 2 (TBASE x 2 = 500 µs)
		0	4	0	1	0	0		1	
24	OTP SW5 CONFIG1		1					1		UV mon = 7 % OV mon = 7 % SW PD Group4 ILIM min 4.5 A
25	OTP SW5 CONFIG2	0	0	1	1	1	1	1	0	L = 1 μH Phase = 0° DVS Ramp = 12.5 mV/us PG = EN WDBYPASS = Disable
<u>`````````````````````````````````````</u>	OTD SWE VOLT	1	0	1	1	0	0	0	1	Voltage = 1.9 V
26	OTP SW6 VOLT			1	1	0	0	0	1	
27	OTP SW6 PWRUP	0	0	0	0	0	0	1	1	SEQ = Slot 2 (TBASE x 2 = 500 µs)
28	OTP SW6 CONFIG1	0	1	0	1	0	0	1	1	UV mon = 7 % OV mon = 7 % SW PD Group4 ILIM min 4.5 A
C9	OTP SW6 CONFIG2	0	0	1	1	1	1	1	0	L = 1 μH Phase = 0° DVS Ramp = 12.5 mV/ μs PG = EN WDBYPASS = Disable
CA	OTP SW7 VOLT	0	0	0	1	0	1	0	1	Voltage = 3.3 V
СВ	OTP SW7 PWRUP	0	0	0	0	0	0	1	1	SEQ = Slot 2 (TBASE x 2 = 500 µs)
cc	OTP SW7 CONFIG1	0	1	0	1	0	0	1	1	UV mon = 7 % OV mon = 7 % SW PD Group4 ILIM min 4.5 A
CD	OTP SW7 CONFIG2	0	0	1	1	1	0	1	0	L = 1 µH Phase = 0° PG = EN WDBYPASS = Disable
E	OTP LDO1 VOLT	0	1	0	1	0	0	0	1	Voltage = 1.8 V
CF	OTP LDO1 PWRUP	0	0	0	0	0	0	0	1	SEQ = Slot 0
00	OTP LDO1 CONFIG	0	0	0	0	0	1	0	0	LDO PD Group 4 PG = EN WDBYPASS = Disable LDO Mode
	OTP LDO2 VOLT	0	1	0	1	1	0	1	1	Voltage = 3.3 V

Data sheet: advance information

112 / 130

PF8100; PF8200

12-channel power management integrated circuit for high performance applications

ADDR	Register name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	Configuration
D2	OTP LDO2 PWRUP	0	0	0	0	0	0	1	1	SEQ = Slot 2 (TBASE x 2 = 500 µs)
D3	OTP LDO2 CONFIG	0	0	1	1	0	1	0	0	LDO PD Group 4 VSELECT = EN LDO2HW = EN PG = EN WDBYPASS = Disable LDO Mode
D4	OTP LDO3 VOLT	0	1	0	1	1	0	1	1	Voltage = 3.3 V
D5	OTP LDO3 PWRUP	0	0	0	0	0	0	0	0	SEQ = OFF
D6	OTP LDO3 CONFIG	0	0	0	0	0	1	0	0	LDO PD Group 4 PG = EN WDBYPASS = Disable LDO Mode
D7	OTP LDO4 VOLT	0	1	0	1	1	0	1	1	Voltage = 3.3 V
D8	OTP LDO4 PWRUP	0	0	0	0	0	0	0	0	SEQ = OFF
D9	OTP LDO4 CONFIG	0	0	0	0	0	1	0	0	LDO PD Group 4 PG = EN WDBYPASS = Disable LDO Mode
DA	OTP VSNVS CONFIG	0	0	0	0	0	0	1	0	Voltage = 3.0 V
DB	OTP OV BYPASS1	0	0	0	0	0	0	0	0	OV bypass disabled on all SW regulators
DC	OTP OV BYPASS2	0	0	0	0	0	0	0	0	OV bypass disabled on all LDO regulators
DD	OTP UV BYPASS1	0	0	0	0	0	0	0	0	UV bypass disabled on all SW regulators
DE	OTP UV BYPASS2	0	0	0	0	0	0	0	0	UV bypass disabled on all LDO regulators
DF	OTP ILIM BYPASS1	0	0	0	0	0	0	0	0	ILIM bypass disabled on all SW regulators
E0	OTP ILIM BYPASS2	0	0	0	0	0	0	0	0	ILIM bypass disabled on all LDO regulators
E1	OTP PROG IDH	0	0	0	0	1	1	1	1	Prog ID = 0xFFF
E2	OTP PROG IDL	1	1	1	1	1	1	1	1	Prog ID = 0xFFF

18 Functional safety

18.1 System safety strategy

The PF8200 is defined in a context of safety and shall provide a set of features to achieve the safety goals on such context. It provides a flexible yet complete safety architecture to comply with ASILB systems providing full programmability to enable or disable features to address the safety goal. This architecture includes protective mechanisms to avoid unwanted modification on the respective safety features, as required by the system.

The following are features considered to be critical for the functional safety strategy:

- Internal watchdog timer
- External watchdog monitoring input (WDI)
- Fail -safe output (FSOB)
- Output voltage monitoring with dedicated bandgap reference
- Protected I²C protocol with CRC verification
- · Input overvoltage protection
- Analog built-in self-test (ABIST)

18.2 Output voltage monitoring with dedicated bandgap reference

For the type 2 buck regulator and LDOs, the OV/UV monitors operate from a dedicated bandgap reference for voltage monitoring.

For the type 1 buck regulators, the OV/UV monitor operate from the same reference as the regulator. To ensure the integrity of the type 1 buck regulators, a comparison between the regulator bandgap and the monitoring bandgap is performed. A 4 % to 12 % difference between the two bandgaps is an indicator of a potential regulation or monitoring fault and is considered as a critical issue. Therefore, the device prevents the switching regulators from powering up.

12-channel power management integrated circuit for high performance applications

In PF8200, if a bandgap error is detected during a power up event, the self-test will fail and prevent the device from powering up regardless of the value of the OTP_BGMON_BYPASS bit.

During system-on states a drift between the two bandgaps is detected:

- when OTP_BGMON_BYPASS = 0, the power stage of the voltage regulators will be shutdown
- when OTP_BGMON_BYPASS = 1, the bandgap monitor only sends an interrupt to the system to announce the bandgap failure

The BGMON_I is asserted when a bandgap failure occurs, provided it is not masked.

The BGMON_S bit is set to 0 when the bandgaps are within range, and set to 1 when the bandgaps are out of range.

18.3 ABIST verification

The PF8200 implements an ABIST verification of all output voltage monitors. The ABIST verification on the output voltage monitoring behaves as follows:

- Device test the OV comparators for each individual SWx and LDOx supply during the self-test routine
- Device test the UV comparators for each individual SWx and LDOx supply during the self-test routine
- During the ABIST verification, it is required to ensure the corresponding OV/UV comparators are able to toggle, which in turn is a sign of the integrity of these functions
- If any of the comparators is not able to toggle, a warning bit is set on the I²C register map:
 - The ABIST_OV1 register contain the AB_SWx_OV bits for all external regulators
 - The ABIST_OV2 register contain the AB_LDOx_OV bits for all external regulators
 - The ABIST_UV1 register contain the AB_SWx_UV bits for all external regulators
 The ABIST_UV2 register contain the AB_LDOx_UV bits for all external regulators
- The ABIST registers are cleared or overwritten every time the ABIST check is performed
- The ABIST registers are part of the secure registers and will require an I²C secure write to be cleared if this feature is enabled.

Once ABIST check is performed, the PF8200 can proceed with the power up sequence and the MCU should be able to request the value of these registers and learn if ABIST failed for any of the voltage monitors.

The AB_RUN bit is provided to perform an ABIST verification on demand.

When the AB_RUN bit is set to 1, the control logic performs an ABIST verification on all OV/UV monitoring circuits. When the ABIST verification is finished, the AB_RUN bit self-clear to 0 and a new ABIST verification can be commanded as needed.

When the secure write feature is enabled, the system must perform a secure write sequence in order to start an ABIST verification on demand.

When the PF8200 performs an ABIST verification on demand, the OV/UV fault monitoring is blanked for a maximum period of 200 μ s. During this time, the system must ensure it is in a safe state, or it is safe to perform this action without violating the safety goals of the system.

12-channel power management integrated circuit for high performance applications

If a failure on the OV/UV monitor is detected during the ABIST on demand request, the PMIC will assert the corresponding ABIST flags. It is responsibility of the system to perform a diagnostic check after each ABIST verification to ensure it places the system in safe state if an ABIST fault is detected.

19 IC level quiescent current requirements


Table 78. Quiescent current requirements

All parameters are specified at $T_A = -40$ to 105 °C, unless otherwise noted. Typical values are characterized at $V_{IN} = 5.0$ V and $T_A = 25$ °C, unless otherwise noted.

Symbol	Description	Min.	Тур.	Max.	Unit
I _{LICELL}	Coin cell mode VIN < UVDET VSNVS = 3.0 V or 3.3 V		1.0	3.0	μΑ
I _{LICELL}	Coin cell mode VIN < UVDET VSNVS = 1.8 V	_	5.0	7.0	μΑ
ILPOFF	LP_Off state LPM_OFF = 0 VIN > UVDET VSNVS = ON		40	150	μΑ
I _{QPUOFF}	QPU_Off LPM_OFF = 1 System ready to power on		750	1000	Αų
I _{SYSON}	System on core current Run or standby and all regulators disabled Coin cell charger disabled AMUX disabled		750	1000	μΑ
I _{FSAFE}	Fail-safe mode VIN > UVDET VSNVS = ON		40	150	μΑ

12-channel power management integrated circuit for high performance applications


20 Typical applications




PF8100_PF8200

12-channel power management integrated circuit for high performance applications

21 Package outline




12-channel power management integrated circuit for high performance applications



PF8100_PF8200

12-channel power management integrated circuit for high performance applications



12-channel power management integrated circuit for high performance applications

NOTES:

1. ALL DIMENSIONS ARE IN MILLIMETERS.

2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

3. PIN ONE CONFIGURATION MAY VARY.

/.	4.\	COPL		Y AF	PLIES	ТО	LE,	ADS,	DIE	ATTACH	FLAG	AND	CORNER	NON-FUNCTIONAL	PADS.
	5.	MIN.	METAL	GAP	SHOU	LD	BE	0.25	мм						

A MIN, METAL GAP SHOULD BE 0.2


6. ANCHORING PADS.

© NXP B.V. ALL RIGHTS RESERVED	MECHANICAL OU	TLINE	PRINT VERSION NOT TO SCALE			
TITLE: OFN (SAWNI) THERMAL	TITLE: QFN (SAWN), THERMALLY ENHANCED, WETTABLE FLANKS,					
8 X 8 X 0.85, 0.5 P	SOT684-	-21 19 JUN 2018				


Figure 41. Package outline for HVQFN56 (SOT684-21)

12-channel power management integrated circuit for high performance applications

22 Soldering




12-channel power management integrated circuit for high performance applications



NXP Semiconductors

12-channel power management integrated circuit for high performance applications



PF8100; PF8200

12-channel power management integrated circuit for high performance applications

23 Revision history

Table 79. Revision histo	ory			
Document ID	Release date	Data sheet status	Change notice	Supersedes
PF8100_PF8200 v.5.0	20181001	Advance information	—	PF8100_PF8200 v.4.0
Modifications	Updated max value	for VIN_OVLO_HYS in Table 14	(replaced 100 by 200)	
PF8100_PF8200 v.4.0	20180928	Advance information	—	PF8100_PF8200 v.3.0
Modifications	Changed document	status from technical data to ad	vance information	/
PF8100_PF8200 v.3.0	20180926	Technical data	-	PF8100_PF8200 v.2.2
Modifications	by 10 mA) Updated max value Updated min value f Updated min value f Updated clock frequ Updated clock frequ Updated min and ma Updated max value Updated description Updated typical value Updated RSWXDIS va Added VSWXACCPFM Updated description Updated description Updated Rescription Updated typical and Updated typical and Updated min and ma Updated decription a Updated min and ma Updated min and ma Updated min and ma Updated values in T Updated package of	for VSELECT_ V _{IL} and LDO2EN for VSELECT_ V _{IH} and LDO2EN for VSELECT_ V _{IH} and LDO2EN for V _{SNVS_ILIM} in <u>Table 41</u> (replace ency tolerance (replaced ±5 % I for t _{PFMtoPWM} in <u>Table 52</u> (replace ax values for I _{SWXNLIM} in <u>Table 52</u> for t _{ONSWXMAX} in <u>Table 52</u> (replace and min value for t _{ONSWX_MIN} in e for I _{SWXQ} in <u>Table 52</u> (replace ax values for V _{SWXACC} in <u>Table 52</u> values to <u>Table 52</u> for V _{SW7IN} in <u>Table 59</u> (replace ax values for V _{SW7ACC} in <u>Table 52</u> values to <u>Table 52</u> for V _{SW7IN} in <u>Table 59</u> (replace ax values for V _{SW7ACC} in <u>Table 52</u> values in <u>Table 63</u> (replaced 45 swrRMP, t _{ONSW7} , I _{SW7Q} in <u>Table</u> for t _{ONLDOX} and t _{OFFLDOX} in <u>Table</u> ax values for V _{LDOXLOTR} in <u>Table</u> max values for T _{onLDOXLS} in <u>Table</u> and values for t _{UV_DB} and t _{OV_DE} ax values for t _{UV_DB} and t _{OV_DE} ax values for t _{20MZACC} in <u>Table 7</u> able 74 utline	N_ V _{IL} in <u>Table 27</u> (replace I_ V _{IH} in <u>Table 27</u> (replace laced 60 by 70) by ±6 %) in <u>Table 43</u> desc laced 10 by 30) 12 (replaced 0.7 by 0.6 and laced 279 by 310) 1 <u>Table 52</u> (replaced 36 by d 12 by 14) 52 d 4.5 by 4.1) 59 (replaced -3.0 by -4.0 by 50 and 500 by 300) = 59 kLIM in <u>Table 63</u> (replaced 63 (replaced 9.4 by 7.0 ard ble 63 (replaced 500 by 30 = 63 (replaced 100 by 15 63 (replaced 45 by 50 and = 3 in <u>Table 68</u>	ed 1.4 by 0.7*VDDIO) ription d 1.3 by 1.4) y 34.2) and 3.0 by 4.0) 800 by 850 and 1200 to 1400) nd 12.5 to 10) 10 and 2500 by 3500) 10 and 2500 by 3500) 10 and 500 by 300) 10 and 500 by 300) 11 and 5.0 by 6.0)
PF8100_PF8200 v.2.2	20180611	Product preview	-	PF8100_PF8200 v.2.1
Modifications	Minor typo correction			
PF8100_PF8200 v.2.1	20180522	Product preview		PF8100_PF8200 v.2.0
Modifications	Updated PF8200 OT	id from PF8x00 to PF8100_PF8 P mirror register table (deleted P mirror register table (deleted	E0, E1 and added E3)	
PF8100_PF8200 v.2.0	20180116	Product preview	-	PF8100_PF8200 v.1.0
Modifications	 Updates to reflect si 	icon B0		
PF8100_PF8200 v.1.0	20170512	Product preview	-	-

12-channel power management integrated circuit for high performance applications

24 Legal information

24.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
[short] Data sheet: product preview	Development	This document contains certain information on a product under development. NXP reserves the right to change or discontinue this product without notice.
[short] Data sheet: advance information	Qualification	This document contains information on a new product. Specifications and information herein are subject to change without notice.
[short] Data sheet: technical data	Production	This document contains the product specification. NXP Semiconductors reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

Please consult the most recently issued document before initiating or completing a design. [1]

[2] The term 'short data sheet' is explained in section "Definitions". [3]

The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

24.2 Definitions

Draft - The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a technical data data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the technical data data sheet.

24.3 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

PF8100 PF8200

Data sheet: advance information

© NXP B.V. 2018. All rights reserved.

PF8100; PF8200

12-channel power management integrated circuit for high performance applications

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk. **Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

24.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Downloaded from Arrow.com.

PF8100; PF8200

12-channel power management integrated circuit for high performance applications

Tables

Tab. 1.	Ordering information	2
Tab. 2.	HVQFN56 pin description	4
Tab. 3.	Absolute maximum ratings	6
Tab. 4.	ESD ratings	
Tab. 5.	Thermal characteristics	6
Tab. 6.	QFN56 thermal resistance and package	
	dissipation ratings	7
Tab. 7.	Operating conditions	
Tab. 8.	Voltage supply summary	
Tab. 9.	Device differences	
Tab. 10.	State machine transition definition	
Tab. 11.	Fail-safe OK timer configuration	
Tab. 12.	UVDET threshold	
Tab. 13.	VIN_OVLO debounce configuration	
Tab. 14.	VIN_OVLO specifications	.21
Tab. 15.	Startup timing requirements (PWRON pulled	
	up)	22
Tab. 16.	Startup with PWRON driven high externally	
	and LPM_OFF = 0	
Tab. 17.	Power up time base register	
Tab. 18.	Power up sequence registers	
Tab. 19.	Power down regulator group bits	28
Tab. 20.	Power down counter delay	.28
Tab. 21.	Dragrammable delay after DESETRMCI Lie	
1 GD. 21.	Programmable delay after RESETBMCU is	
140.21.	asserted	
Tab. 22.	asserted Power down delay selection	.29
Tab. 22. Tab. 23.	asserted Power down delay selection Regulator control during fault event bits	.29 .31
Tab. 22. Tab. 23. Tab. 24.	asserted Power down delay selection Regulator control during fault event bits Fault timer register configuration	.29 .31 .33
Tab. 22. Tab. 23. Tab. 24. Tab. 25.	asserted Power down delay selection Regulator control during fault event bits Fault timer register configuration Fault bypass bits	.29 .31 .33 .34
Tab. 22. Tab. 23. Tab. 24. Tab. 25. Tab. 26.	asserted Power down delay selection Regulator control during fault event bits Fault timer register configuration Fault bypass bits Interrupt registers	.29 .31 .33 .34 .38
Tab. 22. Tab. 23. Tab. 24. Tab. 25. Tab. 26. Tab. 27.	asserted Power down delay selection Regulator control during fault event bits Fault timer register configuration Fault bypass bits Interrupt registers I/O electrical specifications	.29 .31 .33 .34 .38
Tab. 22. Tab. 23. Tab. 24. Tab. 25. Tab. 26.	asserted Power down delay selection Regulator control during fault event bits Fault timer register configuration Fault bypass bits Interrupt registers I/O electrical specifications PWRON debounce configuration in edge	.29 .31 .33 .34 .38 .40
Tab. 22. Tab. 23. Tab. 24. Tab. 25. Tab. 26. Tab. 27.	asserted Power down delay selection Regulator control during fault event bits Fault timer register configuration Fault bypass bits Interrupt registers I/O electrical specifications PWRON debounce configuration in edge detection mode	.29 .31 .33 .34 .38 .40
Tab. 22. Tab. 23. Tab. 24. Tab. 25. Tab. 26. Tab. 27. Tab. 28. Tab. 29.	asserted Power down delay selection Regulator control during fault event bits Fault timer register configuration Fault bypass bits Interrupt registers I/O electrical specifications PWRON debounce configuration in edge detection mode TRESET configuration	.29 .31 .33 .34 .38 .40 .42 .42
Tab. 22. Tab. 23. Tab. 24. Tab. 25. Tab. 26. Tab. 27. Tab. 28. Tab. 29. Tab. 30.	asserted Power down delay selection	.29 .31 .33 .34 .38 .40 .42 .42
Tab. 22. Tab. 23. Tab. 24. Tab. 25. Tab. 26. Tab. 27. Tab. 28. Tab. 29. Tab. 30. Tab. 31.	asserted Power down delay selection	.29 .31 .33 .34 .38 .40 .42 .42 .42 .42
Tab. 22. Tab. 23. Tab. 24. Tab. 25. Tab. 26. Tab. 27. Tab. 28. Tab. 29. Tab. 30. Tab. 31. Tab. 32.	asserted Power down delay selection	.29 .31 .33 .34 .38 .40 .42 .42 .42 .42 .42
Tab. 22. Tab. 23. Tab. 24. Tab. 25. Tab. 26. Tab. 27. Tab. 28. Tab. 29. Tab. 30. Tab. 31. Tab. 32. Tab. 33.	asserted Power down delay selection	.29 .31 .33 .34 .38 .40 .42 .42 .42 .42 .42 .42 .45 .46
Tab. 22. Tab. 23. Tab. 24. Tab. 25. Tab. 26. Tab. 27. Tab. 28. Tab. 29. Tab. 30. Tab. 31. Tab. 32. Tab. 33. Tab. 34.	asserted Power down delay selection	.29 .31 .33 .34 .38 .40 .42 .42 .42 .42 .42 .42 .42 .42 .45 .52
Tab. 22. Tab. 23. Tab. 24. Tab. 25. Tab. 26. Tab. 27. Tab. 28. Tab. 29. Tab. 30. Tab. 31. Tab. 32. Tab. 33. Tab. 34. Tab. 35.	asserted Power down delay selection	.29 .31 .33 .34 .38 .40 .42 .42 .42 .42 .42 .42 .42 .42 .45 .52 .53
Tab. 22. Tab. 23. Tab. 24. Tab. 25. Tab. 26. Tab. 27. Tab. 28. Tab. 29. Tab. 30. Tab. 30. Tab. 31. Tab. 32. Tab. 33. Tab. 34. Tab. 35. Tab. 36.	asserted Power down delay selection	.29 .31 .33 .34 .38 .40 .42 .42 .42 .42 .42 .42 .42 .42 .42 .53 .55
Tab. 22. Tab. 23. Tab. 24. Tab. 25. Tab. 26. Tab. 27. Tab. 28. Tab. 29. Tab. 30. Tab. 31. Tab. 32. Tab. 33. Tab. 34. Tab. 35.	asserted Power down delay selection	.29 .31 .33 .34 .38 .40 .42 .42 .42 .42 .42 .42 .42 .42 .42 .53 .55 .56

Figures

Fig. 1.	Simplified application diagram	2
Fig. 2.	Internal block diagram	3
Fig. 3.	Pin configuration for HVQFN56	4
Fig. 4.	Functional block diagram	9
Fig. 5.	State diagram	11
Fig. 6.	Startup with PWRON pulled up	22
Fig. 7.	Startup with PWRON driven high externally	
-	and bit LPM_OFF = 0	23

Tab. 39.	VSNVS operation description	57
Tab. 40.	VSNVS output voltage configuration	
Tab. 41.	VSNVS electrical characteristics	58
Tab. 42.	DVS ramp speed configuration	
Tab. 43.	Ramp rates	
Tab. 44.	Output voltage configuration	
Tab. 45.	SW regulator mode configuration	
Tab. 46.	SWx current limit selection	62
Tab. 47.	SWx phase configuration	
Tab. 48.	SWx inductor selection bits	62
Tab. 49.	OTP_SW1CONFIG register description	63
Tab. 50.	OTP SW4CONFIG register description	64
Tab. 51.	OTP_SW5CONFIG register description	64
Tab. 52.	Type 1 buck regulator electrical	
	characteristics	
Tab. 53.	Recommended external components	68
Tab. 54.	SW7 output voltage configuration	
Tab. 55.	SW7 regulator mode configuration	
Tab. 56.	SW7 current limit selection	
Tab. 57.	SW7 phase configuration	
Tab. 58.	SW7 inductor selection bits	71
Tab. 59.	Type 2 buck regulator electrical	
	characteristics	
Tab. 60.	Recommended external components	
Tab. 61.	LDO operation description	
Tab. 62.	LDO output voltage configuration	
Tab. 63.	LDO regulator electrical characteristics	
Tab. 64.	UV threshold configuration register	
Tab. 65.	OV threshold configuration register	
Tab. 66.	UV debounce timer configuration	
Tab. 67.	OV debounce timer configuration	
Tab. 68.	VMON Electrical characteristics	
Tab. 69.	Manual frequency tuning configuration	
Tab. 70.	Clock management specifications	84
Tab. 71.	Thermal monitor specifications	
Tab. 72.	Thermal monitor bit description	
Tab. 73.	AMUX channel selection	
Tab. 74.	AMUX specifications	89
Tab. 75.	Watchdog duration register	
100 /6		
Tab. 76.	Soft WD register reset	
Tab. 77.	Default hardwire configuration	.111
		.111 .115

Fig. 8.	Power up/down sequence between off and system-on states	25
Fig. 9.	Power up/down sequence between run and standby	
Fig. 10.	Group power down sequence example	29
Fig. 11.	Power down delay	30
Fig. 12.	Regulator turned off with RegX_STATE = 0	
	and FLT_REN = 0	31

PF8100_PF8200

Data sheet: advance information

PF8100; PF8200

12-channel power management integrated circuit for high performance applications

Fig. 13.	Regulator turned off with RegX_STATE = 0
	and FLT_REN = 1
Fig. 14.	Correct power up (no fault during power up)35
Fig. 15.	Power up sequencer with a temporary failure 36
Fig. 16.	Power up sequencer aborted as fault
-	persists for longer than 2.0 ms
Fig. 17.	I/O interface diagram40
Fig. 18.	XFAILB behavior during a power up
	sequence50
Fig. 19.	XFAILB behavior during a power down
	sequence50
Fig. 20.	Behavior during an external XFAILB event51
Fig. 21.	External XFAILB event during a power up
	sequence51
Fig. 22.	8 bit SAE J1850 CRC polynomial 52
Fig. 23.	VSNVS block diagram58
Fig. 24.	Buck regulator block diagram60
Fig. 25.	Dual phase configuration

Fig. 26.	Quad phase configuration	65
Fig. 27.	Type 2 buck regulator block diagram	
Fig. 28.	LDOx regulator block diagram	
Fig. 29.	Voltage monitoring architecture	
0		
Fig. 30.	Clock management architecture	
Fig. 31.	Spread-spectrum waveforms	83
Fig. 32.	Thermal monitoring architecture	86
Fig. 33.	Thermal sensor voltage characteristics	87
Fig. 34.	Watchdog timer operation	91
Fig. 35.	Soft WD reset behavior	94
Fig. 36.	Hard WD reset behavior	. 94
Fig. 37.	Watchdog event counter	. 95
Fig. 38.	TBB operation diagram	109
Fig. 39.	Hardwire operation diagram	111
Fig. 40.	Typical application diagram	116
Fig. 41.	Package outline for HVQFN56 (SOT684-21).	117
Fig. 42.	Reflow soldering footprint for HVQFN56	
	(SOT684-21)	121

PF8100; PF8200

12-channel power management integrated circuit for high performance applications

Contents

1	Overview1	14.9.5	XINTB .
2	Features1	14.9.6	WDI
3	Simplified application diagram2	14.9.7	EWARN
4	Ordering information2	14.9.8	PGOOD
5	Applications2	14.9.9	VSELEC
6	Internal block diagram3	14.9.10	LDO2EN
7	Pinning information4	14.9.11	FSOB (s
7.1	Pinning4	14.9.12	TBBEN
7.2	Pin description4		XFAILB
8	Absolute maximum ratings6	14.9.14	SDA and
	ESD ratings6		.1 I2C CR0
	Thermal characteristics6		.2 I2C seci
	Operating conditions7		Functiona
	General description7		Analog o
12.1	Features7		Coin cel
12.2	Functional block diagram9		VSNVS
12.3	Power tree summary9		Type 1 b
12.4	Device differences		SW6 VT
	State machine11		Multipha
13.1	States description14		Electrica
13.1.1	OTP/TRIM load14		Type 2 I
13.1.2	LP Off state		Electrica
13.1.3	Self-test routine (PF8200 only)		Linear re
13.1.4	QPU Off state		LDO loa
13.1.5	Power up sequence		LDO reg
13.1.6	System-on states		Voltage
13.1.6.1	Run state		Electrica
13.1.6.2	Standby state	-	Clock m
13.1.7	WD_Reset		Low free
13.1.8	Power down state		High fre
13.1.9	Fail-safe transition		Manual
13.1.10	Fail-safe state (PF8200 only)		Spread-
13.1.11	Coin cell state		Clock S
	General device operation		Thermal
14.1	UVDET20		Analog i
14.2	VIN OVLO condition		Watchdo
14.3	IC startup timing with PWRON pulled up		
14.4	IC startup timing with PWRON pulled low	15.11.2	
14.4	during VIN application	-	I2C regist
14.5	Power up		PF8200
14.5.1	Power up events		PF8200
14.5.1	Power up sequencing		PF8100
14.5.2	Power down		PF8100
14.6.1	Turn off events		OTP/TBB
14.6.2			
14.6.2.1	Power down sequencing		TBB (Tr OTP fus
14.6.2.1	Sequential power down		Default I
14.6.2.2	Group power down		Functiona
14.0.2.3	Power down delay	-	
14.7	Fault detection	-	System
14.7.1	Fault monitoring during power up state		Output
14.8 14.9	Interrupt management		bandgap ABIST v
14.9 14.9.1	I/O interface pins		
14.9.1	PWRON		IC level qu
14.9.2 14.9.3	RESETBMCU		Typical ap
14.9.3			Package
14.3.4	INTB43		Soldering
PF8100_PF820	0 All information provided in this	document is subject to	legal disclaimers.

14.9.5	XINTB	13
14.9.5	WDI	
14.9.7	EWARN	-
14.9.8	PGOOD	
14.9.9	VSELECT	-
14.9.10	LDO2EN	
14.9.11	FSOB (safety output)	
14.9.12	TBBEN	
14.9.13	XFAILB	
14.9.14	SDA and SCL (I2C bus)	
14.9.14		
14.9.14	.2 I2C secure write	
15	Functional blocks	
15.1	Analog core and internal voltage references	55
15.2	Coin cell charger	
15.3	VSNVS LDO/switch	57
15.4	Type 1 buck regulators (SW1 to SW6)	59
15.4.1	SW6 VTT operation	62
15.4.2	Multiphase operation	
15.4.3	Electrical characteristics	65
15.5	Type 2 buck regulator (SW7)	
15.5.1	Electrical characteristics	
15.6	Linear regulators	73
15.6.1	LDO load switch operation	75
15.6.2	LDO regulator electrical characteristics	75
15.7	Voltage monitoring	77
15.7.1	Electrical characteristics	80
15.8	Clock management	80
15.8.1	Low frequency clock	81
15.8.2	High frequency clock	81
15.8.3	Manual frequency tuning	81
15.8.4	Spread-spectrum	. 82
15.8.5	Clock Synchronization	83
15.9	Thermal monitors	
15.10	Analog multiplexer	
15.11	Watchdog event management	
15.11.1	Internal watchdog timer	
15.11.2	Watchdog reset behaviors	
16	I2C register map	
16.1	PF8200 functional register map	96
16.2	PF8200 OTP mirror register map (page 1)	99
16.3	PF8100 functional register map	
16.4	PF8100 OTP mirror register map (page 1)	
17	OTP/TBB and default configurations	
17.1	TBB (Try Before Buy) operation	
17.2	OTP fuse programming	
17.3	Default hardwire configuration	
18	Functional safety	
18.1	System safety strategy	113
18.2	Output voltage monitoring with dedicated	
	bandgap reference	113
18.3	ABIST verification	
19	IC level quiescent current requirements	
20	Typical applications	
21	Package outline	
22	Soldering	121

© NXP B.V. 2018. All rights reserved.

PF8100; PF8200

12-channel power management integrated circuit for high performance applications

23	Revision history124	ļ.
24	Legal information125	5

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2018.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 1 October 2018 Document identifier: PF8100_PF8200