

April 2016

FAN7080_GF085 Half Bridge Gate Driver

Features

- Automotive Qualified to AEC Q100
- Floating Channel for Bootstrap Operation to +600 V
- Tolerance to Negative Transient Voltage on VS Pin
- VS-pin dv/dt Immune
- Gate Drive Supply Range from 5.5 V to 20 V
- Under-Voltage Lockout (UVLO)
- CMOS Schmitt-triggered Inputs with Pull-down
- High Side Output In-phase with Input
- IN input is 3.3 V/5 V Logic Compatible and Available on 15 V Input
- Matched Propagation Delay for both Channels
- Dead Time Adjustable

Applications

- Junction Box
- Half and full bridge application in the motor drive system Related Product Resources

Description

The FAN7080_GF085 is a half-bridge gate drive IC with reset input and adjustable dead time control. It is designed for high voltage and high speed driving of MOSFET or IGBT, which operates up to 600 V. Fairchild's high-voltage process and common-mode noise cancellation technique provide stable operation in the high side driver under high-dV/dt noise circumstances. An advanced level-shift circuit allows high-side gate driver operation up to V_S=-5 V (typical) at V_{BS}=15 V. Logic input is compatible with standard CMOS outputs. The UVLO circuits for both channels prevent from malfunction when V_{CC} and V_{BS} are lower than the specified threshold voltage. Combined pin function for dead time adjustment and reset shutdown make this IC packaged with space saving SOIC-8 Package. Minimum source and sink current capability of output driver is 250 mA and 500 mA respectively, which is suitable for junction box application and half and full bridge application in the motor drive system.




Figure 1. 8-Lead, SOIC, Narrow Body

Ordering Information

Part Number	Operating Temperature Range	Package	Packing Method
FAN7080M_GF085		8-Lead, Small Outline Integrated Circuit	Tube
FAN7080MX_GF085	-40°C ~ 125°C	(SOIC), JEDEC MS-012, .150 inch Narrow Body	Tape & Reel

Typical Application



Care must be taken to avoid below threshold spikes on pin 3 that can cause undesired shut down of the IC. For this reason the connection of the components between pin 3 and ground has to be as short as possible. And a capacitor (Typ. $0.02\mu F$) between pin 3 and COM can prevent this spike. This pin can not be left floating for the same reason.

Figure 2. Typical Application

Block Diagram




Figure 3. Block Diagram

Pin Configuration




Figure 4. Pin Assignment (Top Through View)

Pin Descriptions

Pin#	Name	I/O	Pin Function Description
1	Vcc	Р	Driver Supply Voltage
2	IN	I	Logic input for high and low side gate drive output
3	/SD/DT	I	Shutdown Input and dead time setting
4	COM	Р	Ground
5	LO	Α	Low side gate drive output for MOSFET Gate connection
6	Vs	Α	High side floating offset for MOSFET Source connection
7	НО	Α	High side drive output for MOSFET Gate connection
8	V _B	Р	Driver Output Stage Supply

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Min.	Max.	Unit
Vs	High-Side Floating Offset Voltage	V _B -25	V _B +0.3	V
V_{B}	High-Side Floating Supply Voltage	-0.3	625	V
V_{HO}	High-Side Floating Output Voltage	V _S -0.3	V _B +0.3	V
V_{LO}	Low-Side Floating Output Voltage	-0.3	V _{cc} +0.3	V
V _{cc}	Supply Voltage	-0.3	25	V
V _{IN}	Input Voltage for IN	-0.3	V _{CC} +0.3	V
I _{IN}	Input Injection Current (1)		+1	mA
PD	Power Dissipation (2.3)		0.625	W
θ_{JA}	Thermal Resistance, Junction to Ambient (2)		200	°C/W
TJ	Junction Temperature	1	150	°C
T _{STG}	Storage Temperature	-55	150	°C
ESD	Human Body Model (HBM)		1000	V
ESD	Charge Device Model (CDM)		500	\ \ \

Notes:

- 1. Guaranteed by design. Full function, no latchup. Tested at 10 V and 17 V.
- The Thermal Resistance and power dissipation rating are measured per below conditions: JESD51-2: Integral circuits thermal test method environmental conditions, natural convection/Still Air JESD51-3: Low effective thermal conductivity test board for leaded surface-mount packages.
- 3. Do not exceed power dissipation (P_D) under any circumstances.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Unit
V _B ⁽⁴⁾	High-Side Floating Supply Voltage (DC) Transient: -10 V at 0.1 µS	V _S +6	V _S +20	V
Vs	High-Side Floating Supply Offset Voltage (DC) Transient: -25 V(max.) at 0.1 µS at V _{BS} < 25 V		600	V
V _{HO}	High-Side Output Voltage	Vs	V _B	V
V_{LO}	Low-Side Output Voltage	0	Vcc	V
V _{CC}	Supply Voltage for Logic Input	5.5	20	V
V _{IN}	Logic Input Voltage	0	Vcc	V
dv/dt	Allowable Offset Voltage Slew Rate (5)		50	V/nS
T _{PULSE}	Minimum Pulse Width (5,6)	1100		nS
Fs	Switching Frequency ⁽⁶⁾		200	KHz
T _A	Operating Ambient Temperature	-40	125	°C

Notes:

- 4. The V_S offset is tested with all supplies based at 15 V differential
- 5. Guaranteed by design.
- 6. When $V_{DT} = 1.2 \text{ V}$. Refer to Figures 5, 6, 7 and 8.

Electrical Characteristics

Unless otherwise specified -40°C \leq T_A \leq 125°C, V_{CC} = 15 V, V_BS=15 V, V_S = 0 V, C_L =1 nF

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V _{CC} and V	BS Supply Characteristics			•		
V _{CCUV+} V _{BSUV+}	V _{CC} and V _{BS} Supply Under-Voltage Positive going Threshold			4.2	5.5	V
$\begin{matrix} V_{CCUV^{\text{-}}} \\ V_{BSUV^{\text{-}}} \end{matrix}$	V _{CC} and V _{BS} Supply Under-Voltage Negative going Threshold		2.8	3.6		٧
V_{CCUVH}	V _{CC} and V _{BS} Supply Under-Voltage Hysteresis		0.2	0.6		V
t _{DUVCC}	Under-Voltage Lockout Response Time	V_{CC} : 6 V \rightarrow 2.5 V or 2.5 V \rightarrow 6 V V_{RS} : 6 V \rightarrow 2.5 V or 2.5 V \rightarrow 6 V	0.5 0.5		20 20	μs
I _{LK}	Offset Supply Leakage Current	$V_B = V_S = 600 \text{ V}$	0.5	20	50	μA
IQ _{BS}	Quiescent V _{BS} Supply Current	$V_{IN} = 0 \text{ or } 5 \text{ V}, V_{SDT} = 1.2 \text{ V}$	20	75	150	μΑ
IQ _{CC}	Quiescent V _{CC} Supply Current	$VI_N = 0 \text{ or } 5 \text{ V}, V_{SDT} = 1.2 \text{ V}$		350	1000	μA
	racteristics	1 N				P
V _{IH}	High Logic level Input Voltage		2.7			V
V _{IL}	Low Logic Level Input Voltage				0.8	V
I _{IN+}	Logic Input High Bias Current	V _{IN} = 5 V		10	50	μΑ
I _{IN-}	Logic Input Low Bias Current	V _{IN} = 0 V		0	2	μА
V _{DT}	V _{DT} Dead Time Setting Range		1.2	1	5.0	V
V _{SD}	V _{SD} Shutdown Threshold Voltage			0.8	1.2	V
R _{SDT}	High Logic Level Resistance for /SD /DT	$V_{SDT} = 5 \text{ V}$	100	500	1100	kΩ
I _{SDT} -	Low Logic Level Input bias Current for /SD /DT	V _{SDT} = 0 V		1	2	μΑ
Output Cl	haracteristics					
V _{OH(HO)}	High Level Output Voltage (V _{CC} - V _{HO})	I _O = 0			0.1	V
$V_{OL(HO)}$	Low Level Output Voltage (V _{HO})	I _O = 0			0.1	V
I _{O+(HO)}	Output High, Short-Circuit Pulse Current		250	300		mΑ
I _{O-(HO)}	Output Low, Short-Circuit Pulse Current		500	600		mΑ
R _{OP(HO)}	Equivalent Output Resistance				60	Ω
R _{ON(HO)}	Equivalent Output Nesistance				30	
$V_{OH(LO)}$	High Level Output Voltage (V _B – V _{LO})	I _O = 0			0.1	V
$V_{OL(LO)}$	Low Level Output Voltage (V _{LO})	I _O = 0			0.1	V
$I_{O+(LO)}$	Output High, Short-Circuit Pulse Current		250			mA
$I_{O-(LO)}$	Output Low, Short-Circuit Pulse Current		500			mA
$R_{OP(LO)}$	Equivalent Output Resistance				60	0
R _{ON(LO)}	Equivalent Output Nesistance				30	Ω

Dynamic Electrical Characteristics

Unless otherwise specified -40°C \leq T_A \leq 125°C, V_{CC} = 15 V, V_{BS}=15 V, V_S = 0 V, C_L =1 nF

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
t _{ON}	Turn-On Propagation Delay ⁽⁷⁾	V _S =0 V		750	1500	ns
t _{OFF}	Turn-Off Propagation Delay	V _S =0 V		130	250	ns
t _R	Turn-On Rise Time			40	150	ns
t _F	Turn-Off Fall Time			25	400	ns
Dτ	Dead Time, LS Turn-off to HS Turn-on and HS Turn-on to LS Turn-off	V _{IN} = 0 or 5 V at VDT = 1.2 V	250	650	1200	ns
DI		$V_{IN} = 0 \text{ or } 5 \text{ V at VDT} = 1.2 \text{ V}$	1600	2100	2600	
N4	D IT MALL T	DT1 – DT2 at VDT = 1.2 V		35	110	ns
M _{DT}	Dead Time Matching Time	DT1 – DT2 at VDT = 3.3 V		300	300	
M _{TON}	Delay Matching, HS and LS Turn-on	VDT = 1.2 V		25	110	ns
M _{TOFF}	Delay Matching, HS and LS Turn-off	VDT = 1.2 V		15	60	ns
t _{SD}	Shutdown Propagation Delay			180	330	ns
F _S 1	Cuitabing Fraguency	V _{CC} = V _{BS} = 20 V			200	Khz
F _S 2	Switching Frequency	$V_{CC} = V_{BS} = 5.5 \text{ V}$			200	MIZ

Notes:

7. toN includes DT

Typical Waveforms




Figure 5. Short Pulse Width Test Circuit and Pulse Width Waveform




Figure 6. Abnormal Output Waveform with Pulse Width




Figure 7. Recommendation of Pulse width Output Waveform






Figure 8. Pulse Width vs. VDT



Input/Output Timing Diagram Figure 9.



Note: not drawn to scale

Figure 11. Switching Time Waveform Definitions



3000 2500

2000

1500 1000

500

Dead Time(ns)

Figure 12. Shutdown Waveform Definitions

LO

VDT, Deadtime Voltage(V)

Figure 10. Dead Time vs. V_{DT} $(V_{CC}=V_{BS}=15 \text{ V}, -40^{\circ}\text{C} < T_{J} < 125^{\circ}\text{C})$




Figure 13. Delay Matching Waveform Definitions




Figure 14. Dead Time Waveform Definitions




Figure 15. Turn-on Delay Time of HO vs. Temperature ($V_{CC}=V_{BS}=15\ V,\ C_L=1\ nF$)




Figure 16. Turn-on Delay Time of HO vs. V_{BS} Supply Voltage (V_{CC} =15 V, C_L =1 nF, T_A =25°C)




Figure 17. Turn-on Delay Time of LO vs. Temperature (V_{CC}=V_{BS}=15 V, C_L=1 nF)




Figure 18. Turn-on Delay Time of LO vs. V_{BS} Supply Voltage (V_{CC}=15 V, C_L=1 nF, T_A=25°C)




Figure 19. Turn-off Delay Time of HO vs. Temperature ($V_{CC}=V_{BS}=15 \text{ V}, C_L=1 \text{ nF}$)




Figure 20. Turn-off Delay Time of HO vs. V_{BS} Supply Voltage (V_{CC} =15 V, C_L =1 nF, T_A =25°C)




Figure 21. Turn-off Delay Time of LO vs. Temperature ($V_{CC}=V_{BS}=15 \text{ V}, C_L=1 \text{ nF}$)




Figure 22. Turn-off Delay Time of LO vs. V_{BS} Supply Voltage (V_{CC}=15 V, CL=1 nF, T_A=25°C)




Figure 23. Turn-on Rise Time of HO vs. Temperature ($V_{CC}=V_{BS}=15 \text{ V}, C_{L}=1 \text{ nF}$)




Figure 24. Turn-on Rise Time of HO vs. V_{BS} Supply Voltage (V_{CC} =15 V, CL=1 nF, T_A =25°C)




Figure 25. Turn-on Rise Time of LO vs. Temperature ($V_{CC}=V_{BS}=15 \text{ V}, C_{L}=1 \text{ nF}$)




Figure 26. Turn-on Rise Time of LO vs. V_{BS} Supply Voltage (V_{CC}=15 V, C_L=1 nF, T_A=25°C)




Figure 27. Turn-off Fall Time of HO vs. Temperature ($V_{CC}=V_{BS}=15 \text{ V}, C_{L}=1 \text{ nF}$)




Figure 29. Turn-off Fall Time of LO vs. Temperature (V_{CC}=V_{BS}=15 V, C_L=1 nF)




Figure 31. Logic Low Input Voltage vs. Temperature




Figure 28. Turn-off Fall Time of HO vs. V_{BS} Supply Voltage (V_{CC} =15 V, C_L =1 nF, T_A =25°C)




Figure 30. Turn-off Fall Time of LO vs. Temperature ($V_{CC}=V_{BS}=15~V,~C_L=1~nF$)




Figure 32. Logic High Input Voltage vs. Temperature




Figure 33. High Level Output of HO vs. Temperature ($V_{CC}=V_{BS}=15 \text{ V}$)




Figure 34. High Level Output of HO vs. V_{BS} Supply Voltage (V_{CC}=15 V, T_A=25°C)




Figure 35. High Level Output of LO vs. Temperature ($V_{CC}=V_{BS}=15 \text{ V}$)




Figure 36. High Level Output of LO vs. V_{BS} Supply Voltage (V_{CC} =15 V, T_A =25°C)




Figure 37. Low Level Output of HO vs. Temperature (V_{CC}=V_{BS}=15 V)




Figure 38. Low Level Output of HO vs. V_{BS} Supply Voltage (V_{CC}=15 V, T_A=25°C)




Figure 39. Low Level Output of LO vs. Temperature ($V_{CC}=V_{BS}=15 \text{ V}$)




Figure 41. Offset Supply Leakage Current vs. Temperature (V_{CC}=V_{BS}=600 V)




Figure 43. V_{BS} Supply Current vs. Temperature (V_{BS} =15 V)




Figure 40. Low Level Output of LO vs. V_{CC} Supply Voltage (V_{CC} =15 V, T_A =25°C)




Figure 42. Offset Supply Leakage Current vs. V_B Boost Voltage(V_{CC} =15 V, T_A =25°C)




Figure 44. V_{CC} Supply Current vs. Temperature (V_{CC} =15 V)




Figure 45. Logic High Input Current vs. Temperature $(V_{IN}=5 V)$




Figure 47. V_{CC} Under-Voltage Threshold (+) vs. Temperature




Figure 49. V_{BS} Under-Voltage Threshold (+) vs. Temperature




Figure 46. Logic Low Input Current vs. Temperature (V_{IN}=5 V)




Figure 48. V_{CC} Under-Voltage Threshold (-) vs. Temperature




Figure 50. V_{BS} Under-Voltage Threshold (-) vs. Temperature




Figure 51. Output Source Current of HO vs. Temperature (Vcc=VBS=15 V)




Figure 52. Output Sink Current of HO vs. Temperature ($V_{CC}=V_{BS}=15 \text{ V}$




Figure 53. Output Source Current of LO vs. Temperature (V_{CC}=V_{BS}=15 V)




Figure 54. Output Sink Current of LO vs. Temperature ($V_{CC}=V_{BS}=15 \text{ V}$




Figure 55. Logic Low Input Current of SD/DT vs. Temperature




Figure 56. Shutdown Threshold Voltage vs. Temperature




Figure 57. Deadtime vs. Temperature (V_{CC}=V_{BS}=15 V, V_{DT}=1.2 V)




Figure 58. Deadtime Matching Time vs. Temperature (V_{CC}=V_{BS}=15 V, V_{DT}=1.2 V)




Figure 59. Turn-on Delay Matching vs. Temperature $(V_{CC}=V_{BS}=15\ V,\ V_{DT}=1.2\ V)$




Figure 60. Turn-off Delay Matching vs. Temperature (V_{CC}=V_{BS}=15 V, V_{DT}=1.2 V)




Figure 61. Shutdown Propagation Delay vs. Temperature





Figure 62. Maximum vs. Negative Offset Voltage vs. Temperature ($V_{\text{CC}} = V_{\text{BS}} = 15 \text{ V}$)



ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative