# **1 Ordering Information**

Table 1.1 (p. 2) shows the available EFM32LG395 devices.

Preliminary

#### Table 1.1. Ordering Information

Ordering Code	Flash (kB)	RAM (kB)	Max Speed (MHz)	Supply Voltage (V)	Temperature (⁰C)	Package
EFM32LG395F64-BGA120	64	32	48	1.85 - 3.8	-40 - 85	BGA120
EFM32LG395F128-BGA120	128	32	48	1.85 - 3.8	-40 - 85	BGA120
EFM32LG395F256-BGA120	256	32	48	1.85 - 3.8	-40 - 85	BGA120


Visit www.silabs.com for information on global distributors and representatives.

# **2 System Summary**

# 2.1 System Introduction

The EFM32 MCUs are the world's most energy friendly microcontrollers. With a unique combination of the powerful 32-bit ARM Cortex-M3, innovative low energy techniques, short wake-up time from energy saving modes, and a wide selection of peripherals, the EFM32LG microcontroller is well suited for any battery operated application as well as other systems requiring high performance and low-energy consumption. This section gives a short introduction to each of the modules in general terms and also shows a summary of the configuration for the EFM32LG395 devices. For a complete feature set and indepth information on the modules, the reader is referred to the *EFM32LG Reference Manual*.

A block diagram of the EFM32LG395 is shown in Figure 2.1 (p. 3) .



#### Figure 2.1. Block Diagram

### 2.1.1 ARM Cortex-M3 Core

The ARM Cortex-M3 includes a 32-bit RISC processor which can achieve as much as 1.25 Dhrystone MIPS/MHz. A Memory Protection Unit with support for up to 8 memory segments is included, as well as a Wake-up Interrupt Controller handling interrupts triggered while the CPU is asleep. The EFM32 implementation of the Cortex-M3 is described in detail in *EFM32 Cortex-M3 Reference Manual*.

### 2.1.2 Debug Interface (DBG)

This device includes hardware debug support through a 2-pin serial-wire debug interface and an Embedded Trace Module (ETM) for data/instruction tracing. In addition there is also a 1-wire Serial Wire Viewer pin which can be used to output profiling information, data trace and software-generated messages.

### 2.1.3 Memory System Controller (MSC)

The Memory System Controller (MSC) is the program memory unit of the EFM32LG microcontroller. The flash memory is readable and writable from both the Cortex-M3 and DMA. The flash memory is divided

into two blocks; the main block and the information block. Program code is normally written to the main block. Additionally, the information block is available for special user data and flash lock bits. There is also a read-only page in the information block containing system and device calibration data. Read and write operations are supported in the energy modes EM0 and EM1.

### 2.1.4 Direct Memory Access Controller (DMA)

The Direct Memory Access (DMA) controller performs memory operations independently of the CPU. This has the benefit of reducing the energy consumption and the workload of the CPU, and enables the system to stay in low energy modes when moving for instance data from the USART to RAM or from the External Bus Interface to a PWM-generating timer. The DMA controller uses the PL230  $\mu$ DMA controller licensed from ARM.

### 2.1.5 Reset Management Unit (RMU)

The RMU is responsible for handling the reset functionality of the EFM32LG.

### 2.1.6 Energy Management Unit (EMU)

The Energy Management Unit (EMU) manage all the low energy modes (EM) in EFM32LG microcontrollers. Each energy mode manages if the CPU and the various peripherals are available. The EMU can also be used to turn off the power to unused SRAM blocks.

### 2.1.7 Clock Management Unit (CMU)

The Clock Management Unit (CMU) is responsible for controlling the oscillators and clocks on-board the EFM32LG. The CMU provides the capability to turn on and off the clock on an individual basis to all peripheral modules in addition to enable/disable and configure the available oscillators. The high degree of flexibility enables software to minimize energy consumption in any specific application by not wasting power on peripherals and oscillators that are inactive.

### 2.1.8 Watchdog (WDOG)

The purpose of the watchdog timer is to generate a reset in case of a system failure, to increase application reliability. The failure may e.g. be caused by an external event, such as an ESD pulse, or by a software failure.

### 2.1.9 Peripheral Reflex System (PRS)

The Peripheral Reflex System (PRS) system is a network which lets the different peripheral module communicate directly with each other without involving the CPU. Peripheral modules which send out Reflex signals are called producers. The PRS routes these reflex signals to consumer peripherals which apply actions depending on the data received. The format for the Reflex signals is not given, but edge triggers and other functionality can be applied by the PRS.

### 2.1.10 External Bus Interface (EBI)

The External Bus Interface provides access to external parallel interface devices such as SRAM, FLASH, ADCs and LCDs. The interface is memory mapped into the address bus of the Cortex-M3. This enables seamless access from software without manually manipulating the IO settings each time a read or write is performed. The data and address lines are multiplexed in order to reduce the number of pins required to interface the external devices. The timing is adjustable to meet specifications of the external devices. The interface is limited to asynchronous devices.

### 2.1.11 TFT Direct Drive

The EBI contains a TFT controller which can drive a TFT via a 565 RGB interface. The TFT controller supports programmable display and port sizes and offers accurate control of frequency and setup and

hold timing. Direct Drive is supported for TFT displays which do not have their own frame buffer. In that case TFT Direct Drive can transfer data from either on-chip memory or from an external memory device to the TFT at low CPU load. Automatic alpha-blending and masking is also supported for transfers through the EBI interface.

### 2.1.12 Universal Serial Bus Controller (USB)

The USB is a full-speed USB 2.0 compliant OTG host/device controller. The USB can be used in Device, On-the-go (OTG) Dual Role Device or Host-only configuration. In OTG mode the USB supports both Host Negotiation Protocol (HNP) and Session Request Protocol (SRP). The device supports both full-speed (12MBit/s) and low speed (1.5MBit/s) operation. The USB device includes an internal dedicated Descriptor-Based Scatter/Garther DMA and supports up to 6 OUT endpoints and 6 IN endpoints, in addition to endpoint 0. The on-chip PHY includes all OTG features, except for the voltage booster for supplying 5V to VBUS when operating as host.

### 2.1.13 Inter-Integrated Circuit Interface (I2C)

The  $I^2C$  module provides an interface between the MCU and a serial  $I^2C$ -bus. It is capable of acting as both a master and a slave, and supports multi-master buses. Both standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates all the way from 10 kbit/s up to 1 Mbit/s. Slave arbitration and timeouts are also provided to allow implementation of an SMBus compliant system. The interface provided to software by the  $I^2C$  module, allows both fine-grained control of the transmission process and close to automatic transfers. Automatic recognition of slave addresses is provided in all energy modes.

# 2.1.14 Universal Synchronous/Asynchronous Receiver/Transmitter (US-ART)

The Universal Synchronous Asynchronous serial Receiver and Transmitter (USART) is a very flexible serial I/O module. It supports full duplex asynchronous UART communication as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with ISO7816 SmartCards, IrDA and I2S devices.

### 2.1.15 Pre-Programmed USB/UART Bootloader

The bootloader presented in application note AN0042 is pre-programmed in the device at factory. The bootloader enables users to program the EFM32 through a UART or a USB CDC class virtual UART without the need for a debugger. The autobaud feature, interface and commands are described further in the application note.

### 2.1.16 Universal Asynchronous Receiver/Transmitter (UART)

The Universal Asynchronous serial Receiver and Transmitter (UART) is a very flexible serial I/O module. It supports full- and half-duplex asynchronous UART communication.

# 2.1.17 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)

The unique LEUART<sup>TM</sup>, the Low Energy UART, is a UART that allows two-way UART communication on a strict power budget. Only a 32.768 kHz clock is needed to allow UART communication up to 9600 baud/s. The LEUART includes all necessary hardware support to make asynchronous serial communication possible with minimum of software intervention and energy consumption.

### 2.1.18 Timer/Counter (TIMER)

The 16-bit general purpose Timer has 3 compare/capture channels for input capture and compare/Pulse-Width Modulation (PWM) output. TIMER0 also includes a Dead-Time Insertion module suitable for motor control applications.

### 2.1.19 Real Time Counter (RTC)

The Real Time Counter (RTC) contains a 24-bit counter and is clocked either by a 32.768 kHz crystal oscillator, or a 32.768 kHz RC oscillator. In addition to energy modes EM0 and EM1, the RTC is also available in EM2. This makes it ideal for keeping track of time since the RTC is enabled in EM2 where most of the device is powered down.

### 2.1.20 Backup Real Time Counter (BURTC)

The Backup Real Time Counter (BURTC) contains a 32-bit counter and is clocked either by a 32.768 kHz crystal oscillator, a 32.768 kHz RC oscillator or a 1 kHz ULFRCO. The BURTC is available in all Energy Modes and it can also run in backup mode, making it operational even if the main power should drain out.

### 2.1.21 Low Energy Timer (LETIMER)

The unique LETIMER<sup>TM</sup>, the Low Energy Timer, is a 16-bit timer that is available in energy mode EM2 in addition to EM1 and EM0. Because of this, it can be used for timing and output generation when most of the device is powered down, allowing simple tasks to be performed while the power consumption of the system is kept at an absolute minimum. The LETIMER can be used to output a variety of waveforms with minimal software intervention. It is also connected to the Real Time Counter (RTC), and can be configured to start counting on compare matches from the RTC.

### 2.1.22 Pulse Counter (PCNT)

The Pulse Counter (PCNT) can be used for counting pulses on a single input or to decode quadrature encoded inputs. It runs off either the internal LFACLK or the PCNTn\_S0IN pin as external clock source. The module may operate in energy mode EM0 – EM3.

### 2.1.23 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs can either be one of the selectable internal references or from external pins. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.

### 2.1.24 Voltage Comparator (VCMP)

The Voltage Supply Comparator is used to monitor the supply voltage from software. An interrupt can be generated when the supply falls below or rises above a programmable threshold. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.

### 2.1.25 Analog to Digital Converter (ADC)

The ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to one million samples per second. The integrated input mux can select inputs from 8 external pins and 6 internal signals.

### 2.1.26 Digital to Analog Converter (DAC)

The Digital to Analog Converter (DAC) can convert a digital value to an analog output voltage. The DAC is fully differential rail-to-rail, with 12-bit resolution. It has two single ended output buffers which can be combined into one differential output. The DAC may be used for a number of different applications such as sensor interfaces or sound output.

### 2.1.27 Operational Amplifier (OPAMP)

The EFM32LG395 features 3 Operational Amplifiers. The Operational Amplifier is a versatile general purpose amplifier with rail-to-rail differential input and rail-to-rail single ended output. The input can be set to pin, DAC or OPAMP, whereas the output can be pin, OPAMP or ADC. The current is programmable

and the OPAMP has various internal configurations such as unity gain, programmable gain using internal resistors etc.

### 2.1.28 Low Energy Sensor Interface (LESENSE)

The Low Energy Sensor Interface (LESENSE<sup>TM</sup>), is a highly configurable sensor interface with support for up to 16 individually configurable sensors. By controlling the analog comparators and DAC, LESENSE is capable of supporting a wide range of sensors and measurement schemes, and can for instance measure LC sensors, resistive sensors and capacitive sensors. LESENSE also includes a programmable FSM which enables simple processing of measurement results without CPU intervention. LESENSE is available in energy mode EM2, in addition to EM0 and EM1, making it ideal for sensor monitoring in applications with a strict energy budget.

### 2.1.29 Backup Power Domain

The backup power domain is a separate power domain containing a Backup Real Time Counter, BURTC, and a set of retention registers, available in all energy modes. This power domain can be configured to automatically change power source to a backup battery when the main power drains out. The backup power domain enables the EFM32LG395 to keep track of time and retain data, even if the main power source should drain out.

### 2.1.30 Advanced Encryption Standard Accelerator (AES)

The AES accelerator performs AES encryption and decryption with 128-bit or 256-bit keys. Encrypting or decrypting one 128-bit data block takes 52 HFCORECLK cycles with 128-bit keys and 75 HFCORECLK cycles with 256-bit keys. The AES module is an AHB slave which enables efficient access to the data and key registers. All write accesses to the AES module must be 32-bit operations, i.e. 8- or 16-bit operations are not supported.

### 2.1.31 General Purpose Input/Output (GPIO)

In the EFM32LG395, there are 93 General Purpose Input/Output (GPIO) pins, which are divided into ports with up to 16 pins each. These pins can individually be configured as either an output or input. More advanced configurations like open-drain, filtering and drive strength can also be configured individually for the pins. The GPIO pins can also be overridden by peripheral pin connections, like Timer PWM outputs or USART communication, which can be routed to several locations on the device. The GPIO supports up to 16 asynchronous external pin interrupts, which enables interrupts from any pin on the device. Also, the input value of a pin can be routed through the Peripheral Reflex System to other peripherals.

# **2.2 Configuration Summary**

The features of the EFM32LG395 is a subset of the feature set described in the EFM32LG Reference Manual. Table 2.1 (p. 7) describes device specific implementation of the features.

Module	Configuration	Pin Connections
Cortex-M3	Full configuration	NA
DBG	Full configuration	DBG_SWCLK, DBG_SWDIO, DBG_SWO
MSC	Full configuration	NA
DMA	Full configuration	NA
RMU	Full configuration	NA
EMU	Full configuration	NA

Table 2.1.	Configuration Summary	
------------	-----------------------	--



Module	Configuration	Pin Connections
СМU	Full configuration	CMU_OUT0, CMU_OUT1
WDOG	Full configuration	NA
PRS	Full configuration	NA
USB	Full configuration	USB_VBUS, USB_VBUSEN, USB_VREGI, USB_VREGO, USB_DM, USB_DMPU, USB_DP, USB_ID
EBI	Full configuration	EBI_A[27:0], EBI_AD[15:0], EBI_ARDY, EBI_ALE, EBI_BL[1:0], EBI_CS[3:0], EBI_CSTFT, EBI_DCLK, EBI_DTEN, EBI_HSNC, EBI_NANDREn, EBI_NANDWEn, EBI_REn, EBI_VSNC, EBI_WEn
12C0	Full configuration	12C0_SDA, 12C0_SCL
I2C1	Full configuration	I2C1_SDA, I2C1_SCL
USART0	Full configuration with IrDA	US0_TX, US0_RX. US0_CLK, US0_CS
USART1	Full configuration with I2S	US1_TX, US1_RX, US1_CLK, US1_CS
USART2	Full configuration with I2S	US2_TX, US2_RX, US2_CLK, US2_CS
UART0	Full configuration	U0_TX, U0_RX
UART1	Full configuration	U1_TX, U1_RX
LEUART0	Full configuration	LEU0_TX, LEU0_RX
LEUART1	Full configuration	LEU1_TX, LEU1_RX
TIMER0	Full configuration with DTI	TIM0_CC[2:0], TIM0_CDTI[2:0]
TIMER1	Full configuration	TIM1_CC[2:0]
TIMER2	Full configuration	TIM2_CC[2:0]
TIMER3	Full configuration	TIM3_CC[2:0]
RTC	Full configuration	NA
BURTC	Full configuration	NA
LETIMER0	Full configuration	LET0_O[1:0]
PCNT0	Full configuration, 16-bit count register	PCNT0_S[1:0]
PCNT1	Full configuration, 8-bit count register	PCNT1_S[1:0]
PCNT2	Full configuration, 8-bit count register	PCNT2_S[1:0]
ACMP0	Full configuration	ACMP0_CH[7:0], ACMP0_O
ACMP1	Full configuration	ACMP1_CH[7:0], ACMP1_O
VCMP	Full configuration	NA
ADC0	Full configuration	ADC0_CH[7:0]
DAC0	Full configuration	DAC0_OUT[1:0], DAC0_OUTxALT
OPAMP	Full configuration	Outputs: OPAMP_OUTx, OPAMP_OUTxALT, Inputs: OPAMP_Px, OPAMP_Nx
AES	Full configuration	NA
GPIO	93 pins	Available pins are shown in Table 4.3 (p. 58)




Preliminary

### 2.3 Memory Map

The *EFM32LG395* memory map is shown in Figure 2.2 (p. 9), with RAM and Flash sizes for the largest memory configuration.

#### Figure 2.2. EFM32LG395 Memory Map with largest RAM and Flash sizes



# **3 Electrical Characteristics**

# **3.1 Test Conditions**

### 3.1.1 Typical Values

The typical data are based on  $T_{AMB}$ =25°C and  $V_{DD}$ =3.0 V, as defined in Table 3.2 (p. 10), by simulation and/or technology characterisation unless otherwise specified.

#### 3.1.2 Minimum and Maximum Values

The minimum and maximum values represent the worst conditions of ambient temperature, supply voltage and frequencies, as defined in Table 3.2 (p. 10), by simulation and/or technology characterisation unless otherwise specified.

### **3.2 Absolute Maximum Ratings**

The absolute maximum ratings are stress ratings, and functional operation under such conditions are not guaranteed. Stress beyond the limits specified in Table 3.1 (p. 10) may affect the device reliability or cause permanent damage to the device. Functional operating conditions are given in Table 3.2 (p. 10).

Symbol	Parameter	Condition	Min	Тур	Max	Unit
T <sub>STG</sub>	Storage tempera- ture range		-40		150 <sup>1</sup>	°C
Τ <sub>S</sub>	Maximum soldering temperature	Latest IPC/JEDEC J-STD-020 Standard			260	°C
V <sub>DDMAX</sub>	External main sup- ply voltage		0		3.8	V
V <sub>IOPIN</sub>	Voltage on any I/O pin		-0.3		V <sub>DD</sub> +0.3	V

#### Table 3.1. Absolute Maximum Ratings

<sup>1</sup>Based on programmed devices tested for 10000 hours at 150°C. Storage temperature affects retention of preprogrammed calibration values stored in flash. Please refer to the Flash section in the Electrical Characteristics for information on flash data retention for different temperatures.

# **3.3 General Operating Conditions**

### 3.3.1 General Operating Conditions

#### Table 3.2. General Operating Conditions

Symbol	Parameter	Min	Тур	Max	Unit
T <sub>AMB</sub>	Ambient temperature range	-40		85	°C
V <sub>DDOP</sub>	Operating supply voltage	1.85		3.8	V
f <sub>APB</sub>	Internal APB clock frequency			48	MHz
f <sub>AHB</sub>	Internal AHB clock frequency			48	MHz

### 3.3.2 Environmental

#### Table 3.3. Environmental

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V <sub>ESDHBM</sub>	ESD (Human Body Model HBM)	T <sub>AMB</sub> =25°C			500	V
V <sub>ESDCDM</sub>	ESD (Charged De- vice Model, CDM)	T <sub>AMB</sub> =25°C			500	V

Latch-up sensitivity passed:  $\pm 100 \text{ mA}/1.5 \times V_{\text{SUPPLY}}(\text{max})$  according to JEDEC JESD 78 method Class II, 85°C.

# **3.4 Current Consumption**

#### Table 3.4. Current Consumption

Symbol	Parameter	Condition	Min	Тур	Мах	Unit
		32 MHz HFXO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V		200		μΑ/ MHz
		28 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V		201	261	μΑ/ MHz
	EM0 current. No	21 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V		203	263	μΑ/ MHz
I <sub>EM0</sub>	prescaling. Running prime number cal- culation code from	14 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V		204	270	μΑ/ MHz
	Flash.	11 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V		207	273	μΑ/ MHz
		6.6 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V		212	282	μΑ/ MHz
		1.2 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V		244		μΑ/ MHz
		32 MHz HFXO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V		50		μΑ/ MHz
		28 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V		52	69	μΑ/ MHz
		21 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V		53	71	μΑ/ MHz
I <sub>EM1</sub>	EM1 current	14 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V		56	77	μΑ/ MHz
		11 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V		57	80	μΑ/ MHz
		6.6 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V		62	92	μΑ/ MHz
		1.2 MHz HFRCO. all peripheral clocks disabled, $V_{DD}$ = 3.0 V		114		μΑ/ MHz
1	EM2 ourropt	EM2 current with RTC prescaled to 1 Hz, 32.768 kHz LFRCO, $V_{DD}$ = 3.0 V, $T_{AMB}$ =25°C		1.1		μΑ
I <sub>EM2</sub> EM2 current EM2 current with RTC prescaled to 1 Hz, 32.	EM2 current with RTC prescaled to 1 Hz, 32.768 kHz LFRCO, $V_{DD}$ = 3.0 V, $T_{AMB}$ =85°C		4.0	8.0	μΑ	
	EM3 current	V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =25°C		0.9		μA
I <sub>EM3</sub>		V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =85°C		3.8	7.8	μA
I <sub>EM4</sub>	EM4 current	V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =25°C		0.02		μA
'⊏IVI4		V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =85°C		0.25	0.7	μA

### **3.5 Transition between Energy Modes**

#### Table 3.5. Energy Modes Transitions

Symbol	Parameter	Min	Тур	Мах	Unit
t <sub>EM10</sub>	Transition time from EM1 to EM0		0 <sup>1</sup>		HF core CLK cycles
t <sub>EM20</sub>	Transition time from EM2 to EM0		2		μs
t <sub>EM30</sub>	Transition time from EM3 to EM0		2		μs
t <sub>EM40</sub>	Transition time from EM4 to EM0		163		μs

<sup>1</sup>Core wakeup time only.

### 3.6 Power Management

The EFM32LG requires the AVDD\_x, VDD\_DREG and IOVDD\_x pins to be connected together (with optional filter) at the PCB level. For practical schematic recommendations, please see the application note, "AN0002 EFM32 Hardware Design Considerations".

#### Table 3.6. Power Management

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V <sub>BODextthr</sub> -	BOD threshold on falling external supply voltage		1.82		1.85	V
V <sub>BODintthr</sub> -	BOD threshold on falling internally reg- ulated supply volt- age		1.62		1.68	V
V <sub>BODextthr+</sub>	BOD threshold on rising external sup- ply voltage			1.85		V
V <sub>PORthr+</sub>	Power-on Reset (POR) threshold on rising external sup- ply voltage				1.98	V
t <sub>reset</sub>	Delay from reset is released until program execution starts	Applies to Power-on Reset, Brown-out Reset and pin reset.		163		μs
C <sub>DECOUPLE</sub>	Voltage regulator decoupling capaci- tor.	X5R capacitor recommended. Apply between DECOUPLE pin and GROUND		1		μF
C <sub>USB_VREGO</sub>	USB voltage regu- lator out decoupling capacitor.	X5R capacitor recommended. Apply between USB_VREGO pin and GROUND		1		μF
C <sub>USB_VREGI</sub>	USB voltage regula- tor in decoupling ca- pacitor.	X5R capacitor recommended. Apply between USB_VREGI pin and GROUND		4.7		μF

# 3.7 Flash

### Table 3.7. Flash

Symbol	Parameter	Condition	Min	Тур	Max	Unit
EC <sub>FLASH</sub>	Flash erase cycles before failure		20000			cycles
		T <sub>AMB</sub> <150°C	10000			h
RET <sub>FLASH</sub>	Flash data retention	T <sub>AMB</sub> <85°C	10			years
		T <sub>AMB</sub> <70°C	20			years
t <sub>W_PROG</sub>	Word (32-bit) pro- gramming time		20			μs
t <sub>PERASE</sub>	Page erase time		20	20.4	20.8	ms
			40	40.8	41.6	ms
t <sub>DERASE</sub>	Device erase time				161.6	ms
I <sub>ERASE</sub>	Erase current				7 <sup>1</sup>	mA
I <sub>WRITE</sub>	Write current				7 <sup>1</sup>	mA
V <sub>FLASH</sub>	Supply voltage dur- ing flash erase and write		1.8		3.8	V

<sup>1</sup>Measured at 25°C

# **3.8 General Purpose Input Output**


#### Table 3.8. GPIO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V <sub>IOIL</sub>	Input low voltage				0.3V <sub>DD</sub>	V
V <sub>IOIH</sub>	Input high voltage		0.7V <sub>DD</sub>			V
		Sourcing 6 mA, V <sub>DD</sub> =1.85 V, GPIO_Px_CTRL DRIVEMODE = STANDARD	0.75V <sub>DD</sub>			V
V <sub>IOOH</sub>	Output high voltage	Sourcing 6 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = STANDARD	0.95V <sub>DD</sub>			V
	Ouput high voltage	Sourcing 20 mA, V <sub>DD</sub> =1.85 V, GPIO_Px_CTRL DRIVEMODE = HIGH	0.7V <sub>DD</sub>			V
		Sourcing 20 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = HIGH	0.9V <sub>DD</sub>		0.25V <sub>DD</sub>	V
		Sinking 6 mA, V <sub>DD</sub> =1.85 V, GPIO_Px_CTRL DRIVEMODE = STANDARD			0.25V <sub>DD</sub>	V
		Sinking 6 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = STANDARD			0.05V <sub>DD</sub>	V
V <sub>IOOL</sub>	Output low voltage	Sinking 20 mA, V <sub>DD</sub> =1.85 V, GPIO_Px_CTRL DRIVEMODE = HIGH			0.3V <sub>DD</sub>	V
		Sinking 20 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = HIGH			0.1V <sub>DD</sub>	V
I <sub>IOLEAK</sub>	Input leakage cur- rent	High Impedance IO connected to GROUND or Vdd			+/-25	nA
R <sub>PU</sub>	I/O pin pull-up resis- tor			40		kOhm
R <sub>PD</sub>	I/O pin pull-down re- sistor			40		kOhm
R <sub>IOESD</sub>	Internal ESD series resistor			200		Ohm
t <sub>IOGLITCH</sub>	Pulse width of puls- es to be removed by the glitch sup- pression filter		10		50	ns
	Output foll there	0.5 mA drive strength and load capacitance $C_L$ =12.5-25pF.	20+0.1C <sub>L</sub>		250	ns
t <sub>IOOF</sub>	Output fall time	2mA drive strength and load capacitance $C_L$ =350-600pF	20+0.1C <sub>L</sub>		250	ns
V <sub>IOHYST</sub>	I/O pin hysteresis (V <sub>IOTHR+</sub> - V <sub>IOTHR-</sub> )	V <sub>DD</sub> = 1.85 - 3.8 V	0.1V <sub>DD</sub>			V




Preliminary


#### Figure 3.1. Typical Low-Level Output Current, 2V Supply Voltage




GPIO\_Px\_CTRL DRIVEMODE = LOWEST



GPIO\_Px\_CTRL DRIVEMODE = STANDARD




GPIO\_Px\_CTRL DRIVEMODE = LOW



GPIO\_Px\_CTRL DRIVEMODE = HIGH



### Figure 3.2. Typical High-Level Output Current, 2V Supply Voltage




GPIO\_Px\_CTRL DRIVEMODE = STANDARD






Preliminary


#### Figure 3.3. Typical Low-Level Output Current, 3V Supply Voltage




GPIO\_Px\_CTRL DRIVEMODE = LOWEST



GPIO\_Px\_CTRL DRIVEMODE = STANDARD




GPIO\_Px\_CTRL DRIVEMODE = LOW



GPIO\_Px\_CTRL DRIVEMODE = HIGH



### Figure 3.4. Typical High-Level Output Current, 3V Supply Voltage




GPIO\_Px\_CTRL DRIVEMODE = STANDARD

GPIO\_Px\_CTRL DRIVEMODE = HIGH




Preliminary


#### Figure 3.5. Typical Low-Level Output Current, 3.8V Supply Voltage




GPIO\_Px\_CTRL DRIVEMODE = LOWEST



GPIO\_Px\_CTRL DRIVEMODE = STANDARD




GPIO\_Px\_CTRL DRIVEMODE = LOW




GPIO\_Px\_CTRL DRIVEMODE = HIGH




#### Figure 3.6. Typical High-Level Output Current, 3.8V Supply Voltage




GPIO\_Px\_CTRL DRIVEMODE = LOWEST



GPIO\_Px\_CTRL DRIVEMODE = STANDARD



GPIO\_Px\_CTRL DRIVEMODE = LOW



GPIO\_Px\_CTRL DRIVEMODE = HIGH

# 3.9 Oscillators

### 3.9.1 LFXO

#### Table 3.9. LFXO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
f <sub>LFXO</sub>	Supported nominal crystal frequency			32.768		kHz
ESR <sub>LFXO</sub>	Supported crystal equivalent series re- sistance (ESR)			30	120	kOhm
C <sub>LFXOL</sub>	Supported crystal external load range		X <sup>1</sup>		25	pF
DC <sub>LFXO</sub>	Duty cycle		48	50	53.5	%
I <sub>LFXO</sub>	Current consump- tion for core and buffer after startup.	ESR=30 kOhm, C <sub>L</sub> =10 pF, LFXOBOOST in CMU_CTRL is 1		190		nA
t <sub>LFXO</sub>	Start- up time.	ESR=30 kOhm, C <sub>L</sub> =10 pF, 40% - 60% duty cycle has been reached, LFXOBOOST in CMU_CTRL is 1		400		ms

<sup>1</sup>See Minimum Load Capacitance (C<sub>LFXOL</sub>) Requirement For Safe Crystal Startup in energyAware Designer in Simplicity Studio

For safe startup of a given crystal, the energyAware Designer in Simplicity Studio contains a tool to help users configure both load capacitance and software settings for using the LFXO. For details regarding the crystal configuration, the reader is referred to application note "AN0016 EFM32 Oscillator Design Consideration".

### 3.9.2 HFXO

#### Table 3.10. HFXO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
f <sub>HFXO</sub>	Supported nominal crystal Frequency		4		48	MHz
500	Supported crystal	Crystal frequency 32 MHz		30	60	Ohm
ESR <sub>HFXO</sub>	equivalent series re- sistance (ESR)	Crystal frequency 4 MHz		400	1500	Ohm
<b>g</b> <sub>mHFXO</sub>	The transconduc- tance of the HFXO input transistor at crystal startup	HFXOBOOST in CMU_CTRL equals 0b11	20			mS
C <sub>HFXOL</sub>	Supported crystal external load range		5		25	pF
DC <sub>HFXO</sub>	Duty cycle		46	50	54	%
1 .	Current consump- tion for HFXO after startup	4 MHz: ESR=400 Ohm, C <sub>L</sub> =20 pF, HFXOBOOST in CMU_CTRL equals 0b11		85		μΑ
IHFXO		32 MHz: ESR=30 Ohm, C <sub>L</sub> =10 pF, HFXOBOOST in CMU_CTRL equals 0b11		165		μA
t <sub>HFXO</sub>	Startup time	32 MHz: ESR=30 Ohm, C <sub>L</sub> =10 pF, HFXOBOOST in CMU_CTRL equals 0b11		400		μs


### 3.9.3 LFRCO


#### Table 3.11. LFRCO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
f <sub>LFRCO</sub>	Oscillation frequen- cy , $V_{DD}$ = 3.0 V, $T_{AMB}$ =25°C			32.768		kHz
t <sub>LFRCO</sub>	Startup time not in- cluding software calibration			150		μs
I <sub>LFRCO</sub>	Current consump- tion			190		nA
TUNESTEP <sub>L</sub> . FRCO	Frequency step for LSB change in TUNING value			1.5		%



#### Figure 3.7. Calibrated LFRCO Frequency vs Temperature and Supply Voltage





### 3.9.4 HFRCO

#### Table 3.12. HFRCO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
		28 MHz frequency band		28		MHz
		21 MHz frequency band		21		MHz
fhfrco	Oscillation frequen-	14 MHz frequency band		14		MHz
	су, V <sub>DD</sub> = 3.0 V, Т <sub>АМВ</sub> =25°С	11 MHz frequency band		11		MHz
		7 MHz frequency band		6.6 <sup>1</sup>		MHz
		1 MHz frequency band		1.2 <sup>2</sup>		MHz
t <sub>HFRCO_settling</sub>	Settling time after start-up	f <sub>HFRCO</sub> = 14 MHz		0.6		Cycles
		f <sub>HFRCO</sub> = 28 MHz		106		μA
		f <sub>HFRCO</sub> = 21 MHz		93		μA
1	Current consump-	f <sub>HFRCO</sub> = 14 MHz		77		μA
I <sub>HFRCO</sub>	tion	f <sub>HFRCO</sub> = 11 MHz		72		μA
		f <sub>HFRCO</sub> = 6.6 MHz		63		μA
		f <sub>HFRCO</sub> = 1.2 MHz		22		μA
DC <sub>HFRCO</sub>	Duty cycle	f <sub>HFRCO</sub> = 14 MHz	48.5	50	51	%
TUNESTEP <sub>H-</sub> FRCO	Frequency step for LSB change in TUNING value			0.3		%

<sup>1</sup>7 MHz for devices with prod. rev. < 19.

 $^{2}$ 1 MHz for devices with prod. rev. < 19.

Figure 3.8. Calibrated HFRCO 11 MHz Band Frequency vs Supply Voltage and Temperature




Figure 3.9. Calibrated HFRCO 14 MHz Band Frequency vs Supply Voltage and Temperature






Figure 3.10. Calibrated HFRCO 21 MHz Band Frequency vs Supply Voltage and Temperature



#### Figure 3.11. Calibrated HFRCO 28 MHz Band Frequency vs Supply Voltage and Temperature



### 3.9.5 ULFRCO

#### Table 3.13. ULFRCO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
f <sub>ULFRCO</sub>	Oscillation frequen- cy	25°C, 3V	0.8		1.5	kHz
TC <sub>ULFRCO</sub>	Temperature coeffi- cient			0.05		%/°C
VC <sub>ULFRCO</sub>	Supply voltage co- efficient			-18.2		%/V

# 3.10 Analog Digital Converter (ADC)

#### Table 3.14. ADC

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V <sub>ADCIN</sub> Inp		Single ended	0		V <sub>REF</sub>	V
	Input voltage range	Differential	-V <sub>REF</sub> /2		V <sub>REF</sub> /2	V
V <sub>ADCREFIN</sub>	Input range of exter- nal reference volt- age, single ended and differential		1.25		V <sub>DD</sub>	V
V <sub>ADCREFIN_CH7</sub>	Input range of ex- ternal negative ref- erence voltage on channel 7	See V <sub>ADCREFIN</sub>	0		V <sub>DD</sub> - 1.1	V
V <sub>ADCREFIN_CH6</sub>	Input range of ex- ternal positive ref- erence voltage on channel 6	See V <sub>ADCREFIN</sub>	0.625		V <sub>DD</sub>	V
V <sub>ADCCMIN</sub>	Common mode in- put range		0		V <sub>DD</sub>	V
I <sub>ADCIN</sub>	Input current	2pF sampling capacitors		<100		nA



Symbol	Parameter	Condition	Min	Тур	Мах	Unit
CMRR <sub>ADC</sub>	Analog input com- mon mode rejection ratio			65		dB
		1 MSamples/s, 12 bit, external reference		351		μA
		10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP- MODE in ADCn_CTRL set to 0b00		67		μΑ
	Average active cur- rent	10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP- MODE in ADCn_CTRL set to 0b01		63		μΑ
		10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP- MODE in ADCn_CTRL set to 0b10		64		μΑ
IADCREF	Current consump- tion of internal volt- age reference	Internal voltage reference		65		μΑ
C <sub>ADCIN</sub>	Input capacitance			2		pF
R <sub>ADCIN</sub>	Input ON resistance		1			MOhm
R <sub>ADCFILT</sub>	Input RC filter resis- tance			10		kOhm
CADCFILT	Input RC filter/de- coupling capaci- tance			250		fF
f <sub>ADCCLK</sub>	ADC Clock Fre- quency				13	MHz
		6 bit	7			ADC- CLK Cycles
t <sub>ADCCONV</sub>	Conversion time	8 bit	11			ADC- CLK Cycles
		12 bit	13			ADC- CLK Cycles
t <sub>ADCACQ</sub>	Acquisition time	Programmable	1		256	ADC- CLK Cycles
t <sub>ADCACQVDD3</sub>	Required acquisi- tion time for VDD/3 reference		2			μs
	Startup time of ref- erence generator and ADC core in NORMAL mode			5		μs
t <sub>ADCSTART</sub>	Startup time of ref- erence generator and ADC core in KEEPADCWARM mode			1		μs



Symbol	Parameter	Condition	Min	Тур	Мах	Unit
		1 MSamples/s, 12 bit, single ended, internal 1.25V refer- ence		59		dB
		1 MSamples/s, 12 bit, single ended, internal 2.5V reference		63		dB
		1 MSamples/s, 12 bit, single ended, V <sub>DD</sub> reference		65		dB
		1 MSamples/s, 12 bit, differen- tial, internal 1.25V reference		60		dB
		1 MSamples/s, 12 bit, differen- tial, internal 2.5V reference		65		dB
		1 MSamples/s, 12 bit, differen- tial, 5V reference		54		dB
		1 MSamples/s, 12 bit, differential, $V_{DD}$ reference		67		dB
SNR <sub>ADC</sub>	Signal to Noise Ra-	1 MSamples/s, 12 bit, differen- tial, 2xV <sub>DD</sub> reference		69		dB
SNICADC	tio (SNR)	200 kSamples/s, 12 bit, sin- gle ended, internal 1.25V refer- ence		62		dB
		200 kSamples/s, 12 bit, single ended, internal 2.5V reference		63		dB
		200 kSamples/s, 12 bit, single ended, V <sub>DD</sub> reference		67		dB
		200 kSamples/s, 12 bit, differ- ential, internal 1.25V reference		63		dB
		200 kSamples/s, 12 bit, differ- ential, internal 2.5V reference		66		dB
		200 kSamples/s, 12 bit, differ- ential, 5V reference		66		dB
		200 kSamples/s, 12 bit, differential, $V_{DD}$ reference		69		dB
		200 kSamples/s, 12 bit, differ- ential, 2xV <sub>DD</sub> reference		70		dB
		1 MSamples/s, 12 bit, single ended, internal 1.25V refer- ence		58		dB
		1 MSamples/s, 12 bit, single ended, internal 2.5V reference		62		dB
SIgnal-to-Noise SINAD <sub>ADC</sub> And Distortion- (SINAD)		1 MSamples/s, 12 bit, single ended, V <sub>DD</sub> reference		64		dB
	And Distortion-ratio	1 MSamples/s, 12 bit, differen- tial, internal 1.25V reference		60		dB
		1 MSamples/s, 12 bit, differen- tial, internal 2.5V reference		64		dB
		1 MSamples/s, 12 bit, differen- tial, 5V reference		54		dB
		1 MSamples/s, 12 bit, differen- tial, V <sub>DD</sub> reference		66		dB



Symbol	Parameter	Condition	Min	Тур	Мах	Unit
		1 MSamples/s, 12 bit, differen- tial, 2xV <sub>DD</sub> reference		68		dB
		200 kSamples/s, 12 bit, sin- gle ended, internal 1.25V refer- ence		61		dB
		200 kSamples/s, 12 bit, single ended, internal 2.5V reference		65		dB
		200 kSamples/s, 12 bit, single ended, V <sub>DD</sub> reference		66		dB
		200 kSamples/s, 12 bit, differ- ential, internal 1.25V reference		63		dB
		200 kSamples/s, 12 bit, differ- ential, internal 2.5V reference		66		dB
		200 kSamples/s, 12 bit, differ- ential, 5V reference		66		dB
		200 kSamples/s, 12 bit, differ- ential, V <sub>DD</sub> reference		68		dB
		200 kSamples/s, 12 bit, differ- ential, 2xV <sub>DD</sub> reference		69		dB
		1 MSamples/s, 12 bit, single ended, internal 1.25V refer- ence		64		dBc
		1 MSamples/s, 12 bit, single ended, internal 2.5V reference		76		dBc
		1 MSamples/s, 12 bit, single ended, V <sub>DD</sub> reference		73		dBc
		1 MSamples/s, 12 bit, differen- tial, internal 1.25V reference		66		dBc
		1 MSamples/s, 12 bit, differen- tial, internal 2.5V reference		77		dBc
		1 MSamples/s, 12 bit, differential, $V_{DD}$ reference		76		dBc
	Spurious-Free Dy-	1 MSamples/s, 12 bit, differen- tial, 2xV <sub>DD</sub> reference		75		dBc
SFDR <sub>ADC</sub>	namic Range (SF- DR)	1 MSamples/s, 12 bit, differen- tial, 5V reference		69		dBc
		200 kSamples/s, 12 bit, sin- gle ended, internal 1.25V refer- ence		75		dBc
		200 kSamples/s, 12 bit, single ended, internal 2.5V reference		75		dBc
		200 kSamples/s, 12 bit, single ended, V <sub>DD</sub> reference		76		dBc
		200 kSamples/s, 12 bit, differ- ential, internal 1.25V reference		79		dBc
		200 kSamples/s, 12 bit, differ- ential, internal 2.5V reference		79		dBc
		200 kSamples/s, 12 bit, differ- ential, 5V reference		78		dBc



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		200 kSamples/s, 12 bit, differential, $V_{\text{DD}}$ reference		79		dBc
		200 kSamples/s, 12 bit, differ- ential, 2xV <sub>DD</sub> reference		79		dBc
M	Offect veltage	After calibration, single ended		0.3		mV
V <sub>ADCOFFSET</sub>	Offset voltage	After calibration, differential		0.3		mV
TGRAD <sub>ADCTH</sub>	Thermometer out- put gradient			-1.92		mV/°C
				-6.3		ADC Codes/ °C
DNL <sub>ADC</sub>	Differential non-lin- earity (DNL)			±0.7		LSB
INL <sub>ADC</sub>	Integral non-linear- ity (INL), End point method			±1.2		LSB
MC <sub>ADC</sub>	No missing codes		11.999 <sup>1</sup>	12		bits
CAIN		1.25V reference		0.01 <sup>2</sup>	0.033 <sup>3</sup>	%/°C
GAIN <sub>ED</sub> Gain error drift	2.5V reference		0.01 <sup>2</sup>	0.03 <sup>3</sup>	%/°C	
OFFORT	Offenst error drift	1.25V reference		0.2 <sup>2</sup>	0.7 <sup>3</sup>	LSB/°C
OFFSET <sub>ED</sub>	Offset error drift	2.5V reference		0.2 <sup>2</sup>	0.62 <sup>3</sup>	LSB/°C

<sup>1</sup>On the average every ADC will have one missing code, most likely to appear around 2048 +/- n\*512 where n can be a value in the set {-3, -2, -1, 1, 2, 3}. There will be no missing code around 2048, and in spite of the missing code the ADC will be monotonic at all times so that a response to a slowly increasing input will always be a slowly increasing output. Around the one code that is missing, the neighbour codes will look wider in the DNL plot. The spectra will show spurs on the level of -78dBc for a full scale input for chips that have the missing code issue.

<sup>2</sup>Typical numbers given by abs(Mean) / (85 - 25).

<sup>3</sup>Max number given by (abs(Mean) + 3x stddev) / (85 - 25).

The integral non-linearity (INL) and differential non-linearity parameters are explained in Figure 3.12 (p. 31) and Figure 3.13 (p. 31), respectively.

#### Figure 3.12. Integral Non-Linearity (INL)






Figure 3.13. Differential Non-Linearity (DNL)




## 3.10.1 Typical performance


### Figure 3.14. ADC Frequency Spectrum, Vdd = 3V, Temp = 25°C




#### Figure 3.15. ADC Integral Linearity Error vs Code, Vdd = 3V, Temp = 25°C









2XVDDVSS Reference



**VDD** Reference




2.5V Reference



**5VDIFF Reference** 

#### Figure 3.16. ADC Differential Linearity Error vs Code, Vdd = 3V, Temp = 25°C





Preliminary

Figure 3.17. ADC Absolute Offset, Common Mode = Vdd /2






Figure 3.18. ADC Dynamic Performance vs Temperature for all ADC References, Vdd = 3V





#### Figure 3.19. ADC Temperature sensor readout



# 3.11 Digital Analog Converter (DAC)

#### Table 3.15. DAC

Symbol	Parameter	Condition	Min	Тур	Мах	Unit
V <sub>DACOUT</sub>	Output voltage	VDD voltage reference, single ended	0		V <sub>DD</sub>	V
• DACOUT	range	VDD voltage reference, differ- ential	-V <sub>DD</sub>		V <sub>DD</sub>	V
V <sub>DACCM</sub>	Output common mode voltage range		0		V <sub>DD</sub>	V
Λ	Active current in-	500 kSamples/s, 12bit		400		μA
I <sub>DAC</sub>	cluding references for 2 channels	100 kSamples/s, 12 bit		200		μA
	for 2 channels	1 kSamples/s 12 bit NORMAL		38		μΑ
SR <sub>DAC</sub>	Sample rate				500	ksam- ples/s
	DAC clock frequen- cy	Continuous Mode			1000	kHz
f <sub>DAC</sub>		Sample/Hold Mode			250	kHz
		Sample/Off Mode			250	kHz
CYC <sub>DACCONV</sub>	Clock cyckles per conversion			2		
t <sub>DACCONV</sub>	Conversion time		2			μs
t <sub>DACSETTLE</sub>	Settling time			5		μs
	Signal to Noise Ra- tio (SNR)	500 kSamples/s, 12 bit, sin- gle ended, internal 1.25V refer- ence		58		dB
SNR <sub>DAC</sub>		500 kSamples/s, 12 bit, single ended, internal 2.5V reference		59		dB
		500 kSamples/s, 12 bit, differ- ential, internal 1.25V reference		58		dB



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		500 kSamples/s, 12 bit, differ- ential, internal 2.5V reference		58		dB
		500 kSamples/s, 12 bit, differential, $V_{DD}$ reference		59		dB
		500 kSamples/s, 12 bit, sin- gle ended, internal 1.25V refer- ence		57		dB
	Signal to Noise-	500 kSamples/s, 12 bit, single ended, internal 2.5V reference		54		dB
SNDR <sub>DAC</sub>	pulse Distortion Ra- tio (SNDR)	500 kSamples/s, 12 bit, differ- ential, internal 1.25V reference		56		dB
		500 kSamples/s, 12 bit, differ- ential, internal 2.5V reference		53		dB
		500 kSamples/s, 12 bit, differ- ential, V <sub>DD</sub> reference		55		dB
		500 kSamples/s, 12 bit, sin- gle ended, internal 1.25V refer- ence		62		dBc
	Spurious-Free	500 kSamples/s, 12 bit, single ended, internal 2.5V reference		56		dBc
SFDR <sub>DAC</sub>	Dynamic Range(SFDR)	500 kSamples/s, 12 bit, differ- ential, internal 1.25V reference		61		dBc
		500 kSamples/s, 12 bit, differ- ential, internal 2.5V reference		55		dBc
		500 kSamples/s, 12 bit, differential, $V_{DD}$ reference		60		dBc
M	Offect voltage	After calibration, single ended		2		mV
V <sub>DACOFFSET</sub>	Offset voltage	After calibration, differential		2		mV
DNL <sub>DAC</sub>	Differential non-lin- earity			±1		LSB
INL <sub>DAC</sub>	Integral non-lineari- ty			±5		LSB
MC <sub>DAC</sub>	No missing codes			12		bits

# 3.12 Operational Amplifier (OPAMP)

The electrical characteristics for the Operational Amplifiers are based on simulations.

#### Table 3.16. OPAMP

Symbol	Parameter	Condition	Min	Тур	Max	Unit
I <sub>OPAMP</sub>	Active Current	(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0, Unity Gain		400		μA
		(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1, Unity Gain		100		μA
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1, Unity Gain		13		μΑ



Symbol	Parameter	Condition	Min	Тур	Мах	Unit
		(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0		101		dB
G <sub>OL</sub>	Open Loop Gain	(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1		98		dB
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1		91		dB
		(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0		6.1		MHz
GBW <sub>OPAMP</sub>	Gain Bandwidth Product	(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1		1.8		MHz
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1		0.25		MHz
		(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0, CL=75 pF		64		o
PM <sub>OPAMP</sub>	Phase Margin	(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1, CL=75 pF		58		o
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1, C <sub>L</sub> =75 pF		58		o
R <sub>INPUT</sub>	Input Resistance			100		Mohm
R <sub>LOAD</sub>	Load Resistance		200			Ohm
I <sub>LOAD_DC</sub>	DC Load Current				11	mA
		OPAxHCMDIS=0	V <sub>SS</sub>		V <sub>DD</sub>	V
V <sub>INPUT</sub>	Input Voltage	OPAxHCMDIS=1	V <sub>SS</sub>		V <sub>DD</sub> -1.2	V
V <sub>OUTPUT</sub>	Output Voltage		V <sub>SS</sub>		V <sub>DD</sub>	V
.,		Unity Gain, V <sub>SS</sub> <v<sub>in&lt;<sub>DD</sub>, OPAx- HCMDIS=0</v<sub>		6		mV
V <sub>OFFSET</sub>	Input Offset Voltage	Unity Gain, V <sub>SS</sub> <v<sub>in&lt;<sub>DD</sub>-1.2, OPAxHCMDIS=1</v<sub>		1		mV
V <sub>OFFSET_DRIFT</sub>	Input Offset Voltage Drift				0.02	mV/°C
		(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0		3.2		V/µs
SR <sub>OPAMP</sub>	Slew Rate	(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1		0.8		V/µs
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1		0.1		V/µs
		V <sub>out</sub> =1V, RESSEL=0, 0.1 Hz <f<10 khz,="" opax-<br="">HCMDIS=0</f<10>		101		μV <sub>RMS</sub>
N <sub>OPAMP</sub>	Voltage Noise	V <sub>out</sub> =1V, RESSEL=0, 0.1 Hz <f<10 khz,="" opax-<br="">HCMDIS=1</f<10>		141		μV <sub>RMS</sub>
		V <sub>out</sub> =1V, RESSEL=0, 0.1 Hz <f<1 mhz,="" opaxhcmdis="0&lt;/td"><td></td><td>196</td><td></td><td>μV<sub>RMS</sub></td></f<1>		196		μV <sub>RMS</sub>



Symbol	Parameter	Condition	Min	Тур	Мах	Unit
		V <sub>out</sub> =1V, RESSEL=0, 0.1 Hz <f<1 mhz,="" opaxhcmdis="1&lt;/td"><td></td><td>229</td><td></td><td>μV<sub>RMS</sub></td></f<1>		229		μV <sub>RMS</sub>
		RESSEL=7, 0.1 Hz <f<10 khz,<br="">OPAxHCMDIS=0</f<10>		1230		μV <sub>RMS</sub>
		RESSEL=7, 0.1 Hz <f<10 khz,<br="">OPAxHCMDIS=1</f<10>		2130		μV <sub>RMS</sub>
		RESSEL=7, 0.1 Hz <f<1 mhz,<br="">OPAxHCMDIS=0</f<1>		1630		μV <sub>RMS</sub>
		RESSEL=7, 0.1 Hz <f<1 mhz,<br="">OPAxHCMDIS=1</f<1>		2590		μV <sub>RMS</sub>

Figure 3.20. OPAMP Common Mode Rejection Ratio




Figure 3.21. OPAMP Positive Power Supply Rejection Ratio




Figure 3.22. OPAMP Negative Power Supply Rejection Ratio




Figure 3.23. OPAMP Voltage Noise Spectral Density (Unity Gain) Vout=1V





Figure 3.24. OPAMP Voltage Noise Spectral Density (Non-Unity Gain)



## 3.13 Analog Comparator (ACMP)

#### Table 3.17. ACMP


Symbol	Parameter	Condition	Min	Тур	Max	Unit
V <sub>ACMPIN</sub>	Input voltage range		0		V <sub>DD</sub>	V
V <sub>ACMPCM</sub>	ACMP Common Mode voltage range		0		V <sub>DD</sub>	V
		BIASPROG=0b0000, FULL- BIAS=0 and HALFBIAS=1 in ACMPn_CTRL register		0.1		μA
I <sub>ACMP</sub>	Active current	BIASPROG=0b1111, FULL- BIAS=0 and HALFBIAS=0 in ACMPn_CTRL register		2.87		μΑ
		BIASPROG=0b1111, FULL- BIAS=1 and HALFBIAS=0 in ACMPn_CTRL register		195		μA
IACMPREF	Current consump- tion of internal volt- age reference	Internal voltage reference off. Using external voltage refer- ence		0		μA
	age reference	Internal voltage reference		5		μA
\/	Offenst vielte ne	Single ended		10		mV
VACMPOFFSET	Offset voltage	Differential		10		mV
V <sub>ACMPHYST</sub>	ACMP hysteresis	Programmable		17		mV
		CSRESSEL=0b00 in ACMPn_INPUTSEL		39		kOhm
D	Capacitive Sense	CSRESSEL=0b01 in ACMPn_INPUTSEL		71		kOhm
R <sub>CSRES</sub>	Internal Resistance	CSRESSEL=0b10 in ACMPn_INPUTSEL		104		kOhm
		CSRESSEL=0b11 in ACMPn_INPUTSEL		136		kOhm
t <sub>ACMPSTART</sub>	Startup time				10	μs


The total ACMP current is the sum of the contributions from the ACMP and its internal voltage reference as given in Equation 3.1 (p. 41).  $I_{ACMPREF}$  is zero if an external voltage reference is used.

**Total ACMP Active Current** 


 $I_{ACMPTOTAL} = I_{ACMP} + I_{ACMPREF}$ 

(3.1)






Current consumption, HYSTSEL = 4



Response time



## 3.14 Voltage Comparator (VCMP)

#### Table 3.18. VCMP

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V <sub>VCMPIN</sub>	Input voltage range			V <sub>DD</sub>		V
V <sub>VCMPCM</sub>	VCMP Common Mode voltage range			V <sub>DD</sub>		V
	Active current	BIASPROG=0b0000 and HALFBIAS=1 in VCMPn_CTRL register		0.1		μA
IVCMP	Active current	BIASPROG=0b1111 and HALFBIAS=0 in VCMPn_CTRL register. LPREF=0.		14.7		μA
t <sub>VCMPREF</sub>	Startup time refer- ence generator	NORMAL		10		μs
M	Offect veltage	Single ended		10		mV
V <sub>VCMPOFFSET</sub>	Offset voltage	Differential		10		mV
V <sub>VCMPHYST</sub>	VCMP hysteresis			17		mV
t <sub>VCMPSTART</sub>	Startup time				10	μs

The  $V_{DD}$  trigger level can be configured by setting the TRIGLEVEL field of the VCMP\_CTRL register in accordance with the following equation:

#### VCMP Trigger Level as a Function of Level Setting

V<sub>DD Trigger Level</sub>=1.667V+0.034 ×TRIGLEVEL

## 3.15 I2C

#### Table 3.19. I2C Standard-mode (Sm)

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>SCL</sub>	SCL clock frequency	0		100 <sup>1</sup>	kHz
t <sub>LOW</sub>	SCL clock low time	4.7			μs
t <sub>HIGH</sub>	SCL clock high time	4.0			μs
t <sub>SU,DAT</sub>	SDA set-up time	250			ns
t <sub>HD,DAT</sub>	SDA hold time	8		3450 <sup>2,3</sup>	ns
t <sub>SU,STA</sub>	Repeated START condition set-up time	4.7			μs
t <sub>HD,STA</sub>	(Repeated) START condition hold time	4.0			μs
t <sub>SU,STO</sub>	STOP condition set-up time	4.0			μs
t <sub>BUF</sub>	Bus free time between a STOP and a START condi- tion	4.7			μs

<sup>1</sup>For the minimum HFPERCLK frequency required in Standard-mode, see the I2C chapter in the EFM32LG Reference Manual. <sup>2</sup>The maximum SDA hold time ( $t_{HD,DAT}$ ) needs to be met only when the device does not stretch the low time of SCL ( $t_{LOW}$ ). <sup>3</sup>When transmitting data, this number is guaranteed only when I2Cn\_CLKDIV < ((3450\*10<sup>-9</sup> [s] \* f<sub>HFPERCLK</sub> [Hz]) - 4).

(3.2)

#### Table 3.20. I2C Fast-mode (Fm)

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>SCL</sub>	SCL clock frequency	0		400 <sup>1</sup>	kHz
t <sub>LOW</sub>	SCL clock low time	1.3			μs
t <sub>HIGH</sub>	SCL clock high time	0.6			μs
t <sub>SU,DAT</sub>	SDA set-up time	100			ns
t <sub>HD,DAT</sub>	SDA hold time	8		900 <sup>2,3</sup>	ns
t <sub>SU,STA</sub>	Repeated START condition set-up time	0.6			μs
t <sub>HD,STA</sub>	(Repeated) START condition hold time	0.6			μs
t <sub>SU,STO</sub>	STOP condition set-up time	0.6			μs
t <sub>BUF</sub>	Bus free time between a STOP and a START condi- tion	1.3			μs

<sup>1</sup>For the minimum HFPERCLK frequency required in Fast-mode, see the I2C chapter in the EFM32LG Reference Manual. <sup>2</sup>The maximum SDA hold time ( $t_{HD,DAT}$ ) needs to be met only when the device does not stretch the low time of SCL ( $t_{LOW}$ ). <sup>3</sup>When transmitting data, this number is guaranteed only when I2Cn\_CLKDIV < ((900\*10<sup>-9</sup> [s] \* f<sub>HFPERCLK</sub> [Hz]) - 4).


#### Table 3.21. I2C Fast-mode Plus (Fm+)

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>SCL</sub>	SCL clock frequency	0		1000 <sup>1</sup>	kHz
t <sub>LOW</sub>	SCL clock low time	0.5			μs
t <sub>HIGH</sub>	SCL clock high time	0.26			μs
t <sub>SU,DAT</sub>	SDA set-up time	50			ns
t <sub>HD,DAT</sub>	SDA hold time	8			ns
t <sub>SU,STA</sub>	Repeated START condition set-up time	0.26			μs
t <sub>HD,STA</sub>	(Repeated) START condition hold time	0.26			μs
t <sub>SU,STO</sub>	STOP condition set-up time	0.26			μs
t <sub>BUF</sub>	Bus free time between a STOP and a START condi- tion	0.5			μs

<sup>1</sup>For the minimum HFPERCLK frequency required in Fast-mode Plus, see the I2C chapter in the EFM32LG Reference Manual.

## 3.16 USART SPI

#### Figure 3.26. SPI Master Timing




#### Table 3.22. SPI Master Timing

Symbol	Parameter	Condition	Min	Тур	Мах	Unit
t <sub>SCLK</sub> <sup>12</sup>	SCLK period		2 * t <sub>HFPER-</sub> CLK			ns
t <sub>CS_MO</sub> <sup>12</sup>	CS to MOSI		-2.00		2.00	ns
t <sub>SCLK_MO<sup>12</sup></sub>	SCLK to MOSI		-1.00		3.00	ns
t <sub>SU_MI</sub> <sup>12</sup>	MISO setup time	IOVDD = 3.0 V	36.00			ns
t <sub>H_MI</sub> <sup>1 2</sup>	MISO hold time		-6.00			ns

<sup>1</sup>Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0)

 $^2\text{Measurement}$  done at 10% and 90% of  $V_{\text{DD}}$  (figure shows 50% of  $V_{\text{DD}})$ 

#### Figure 3.27. SPI Slave Timing



#### Table 3.23. SPI Slave Timing

Symbol	Parameter	Min	Тур	Мах	Unit
t <sub>SCLK_sl</sub> <sup>12</sup>	SCKL period	6 * t <sub>HFPER-</sub> CLK			ns



Symbol	Parameter	Min	Тур	Max	Unit
t <sub>SCLK_hi</sub> 12	SCLK high period	3 * t <sub>HFPER-</sub> CLK			ns
t <sub>SCLK_lo</sub> <sup>12</sup>	SCLK low period	3 * t <sub>HFPER-</sub> CLK			ns
t <sub>CS_ACT_MI</sub> <sup>12</sup>	CS active to MISO	5.00		35.00	ns
t <sub>CS_DIS_MI</sub> <sup>12</sup>	CS disable to MISO	5.00		35.00	ns
t <sub>SU_MO</sub> <sup>12</sup>	MOSI setup time	5.00			ns
t <sub>H_MO</sub> <sup>1 2</sup>	MOSI hold time	2 + 2 * t <sub>HF-</sub> PERCLK			ns
t <sub>SCLK_MI<sup>12</sup></sub>	SCLK to MISO	7 + t <sub>HFPER-</sub> CLK		42 + 2 * t <sub>HFPERCLK</sub>	ns

<sup>1</sup>Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0)

 $^2\text{Measurement}$  done at 10% and 90% of  $V_{\text{DD}}$  (figure shows 50% of  $V_{\text{DD}})$ 

## **3.17 Digital Peripherals**

#### Table 3.24. Digital Peripherals

Symbol	Parameter	Condition	Min	Тур	Мах	Unit
I <sub>USART</sub>	USART current	USART idle current, clock en- abled		7.5		μΑ/ MHz
I <sub>UART</sub>	UART current	UART idle current, clock en- abled		5.63		μΑ/ MHz
I <sub>LEUART</sub>	LEUART current	LEUART idle current, clock en- abled		150		nA
I <sub>I2C</sub>	I2C current	I2C idle current, clock enabled		6.25		μΑ/ MHz
I <sub>TIMER</sub>	TIMER current	TIMER_0 idle current, clock enabled		8.75		μΑ/ MHz
I <sub>LETIMER</sub>	LETIMER current	LETIMER idle current, clock enabled		150		nA
I <sub>PCNT</sub>	PCNT current	PCNT idle current, clock en- abled		100		nA
I <sub>RTC</sub>	RTC current	RTC idle current, clock enabled		100		nA
I <sub>AES</sub>	AES current	AES idle current, clock enabled		2.5		μΑ/ MHz
I <sub>GPIO</sub>	GPIO current	GPIO idle current, clock en- abled		5.31		μΑ/ MHz
I <sub>EBI</sub>	EBI current	EBI idle current, clock enabled		1.56		μΑ/ MHz
I <sub>PRS</sub>	PRS current	PRS idle current		2,81		μΑ/ MHz
I <sub>DMA</sub>	DMA current	Clock enable		8.12		μΑ/ MHz

# 4 Pinout and Package

#### Note

Please refer to the application note "AN0002 EFM32 Hardware Design Considerations" for guidelines on designing Printed Circuit Boards (PCB's) for the EFM32LG395.

#### 4.1 Pinout

The *EFM32LG395* pinout is shown in Figure 4.1 (p. 47) and Table 4.1 (p. 47). Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the \*\_ROUTE register in the module in question.






Table 4.1. Device Pinout

	GA120 Pin# and Name		Pin Alternate Functionality / Description				
Pin #	Pin Name	Analog	EBI	Timers	Communication	Other	
A1	PE15		EBI_AD07 #0/1/2	TIM3_CC1 #0	LEU0_RX #2		
A2	PE14		EBI_AD06 #0/1/2	TIM3_CC0 #0	LEU0_TX #2		
A3	PE12		EBI_AD04 #0/1/2	TIM1_CC2 #1	US0_RX #3 US0_CLK #0 I2C0_SDA #6	CMU_CLK1 #2 LES_ALTEX6 #0	



	GA120 Pin# and Name		Pin Altern	ate Functionality /	Description	
Pin#	Pin Name	Analog	EBI	Timers	Communication	Other
A4	PE9		EBI_AD01 #0/1/2	PCNT2_S1IN #1		
A5	PD11		EBI_CS2 #0/1/2			
A6	PD9		EBI_CS0 #0/1/2			
A7	PF7		EBI_BL1 #0/1/2	TIM0_CC1 #2	U0_RX #0	
A8	PF5		EBI_REn #0/2	TIM0_CDTI2 #2/5	USB_VBUSEN #0	PRS_CH2 #1
A9	PF4		EBI_WEn #0/2	TIM0_CDTI1 #2/5		PRS_CH1 #1
A10	PF2		EBI_ARDY #0/1/2	TIM0_CC2 #5	LEU0_TX #4	ACMP1_O #0 DBG_SWO #0 GPIO_EM4WU4
A11	USB_VREGI	USB Input to internal 3.3	3 V regulator.	1	1	
A12	USB_VREGO	USB Decoupling for inte	rnal 3.3 V USB regulator ar	nd regulator output.		_
A13	PF11				U1_RX #1 USB_DP	
B1	PA15		EBI_AD08 #0/1/2	TIM3_CC2 #0		
B2	PE13		EBI_AD05 #0/1/2		US0_TX #3 US0_CS #0 I2C0_SCL #6	LES_ALTEX7 #0 ACMP0_O #0 GPIO_EM4WU5
B3	PE11		EBI_AD03 #0/1/2	TIM1_CC1 #1	US0_RX #0	LES_ALTEX5 #0 BOOT_RX
B4	PE8		EBI_AD00 #0/1/2	PCNT2_S0IN #1		PRS_CH3 #1
B5	PD12		EBI_CS3 #0/1/2			
B6	PD10		EBI_CS1 #0/1/2			
B7	PF8		EBI_WEn #1	TIM0_CC2 #2		ETM_TCLK #1
B8	PF6		EBI_BL0 #0/1/2	TIM0_CC0 #2	U0_TX #0	
B9	PF3		EBI_ALE #0	TIM0_CDTI0 #2/5		PRS_CH0 #1 ETM_TD3 #1
B10	PF1			TIM0_CC1 #5 LETIM0_OUT1 #2	US1_CS #2 LEU0_RX #3 I2C0_SCL #5	DBG_SWDIO #0/1/2/3 GPIO_EM4WU3
B11	PF12				USB_ID	
B12	USB_VBUS	USB 5.0 V VBUS input.		•		-
B13	PF10				U1_TX #1 USB_DM	
C1	PA1		EBI_AD10 #0/1/2	TIM0_CC1 #0/1	I2C0_SCL #0	CMU_CLK1 #0 PRS_CH1 #0
C2	PA0		EBI_AD09 #0/1/2	TIM0_CC0 #0/1/4	LEU0_RX #4 I2C0_SDA #0	PRS_CH0 #0 GPIO_EM4WU0
C3	PE10		EBI_AD02 #0/1/2	TIM1_CC0 #1	US0_TX #0	BOOT_TX
C4	PD13					ETM_TD1 #1
C5	VSS	Ground				
C6	IOVDD_0	Digital IO power supply	0.	1	1	1
C7	PF9		EBI_REn #1			ETM_TD0 #1
C8	VSS	Ground				-
C9	IOVDD_1	Digital IO power supply	1.	1		1
C10	PF0			TIM0_CC0 #5 LETIM0_OUT0 #2	US1_CLK #2 LEU0_TX #3	DBG_SWCLK #0/1/2/3



	GA120 Pin# and Name		Pin Altern	Pin Alternate Functionality / Description											
Pin #	Pin Name	Analog	EBI	Timers	Communication	Other									
					I2C0_SDA #5										
C11	PE4		EBI_A11 #0/1/2		US0_CS #1										
C12	PC14	ACMP1_CH6 DAC0_OUT1ALT #2/ OPAMP_OUT1ALT		TIM0_CDTI1 #1/3 TIM1_CC1 #0 PCNT0_S1IN #0	US0_CS #3 U0_TX #3	LES_CH14 #0									
C13	PC15	ACMP1_CH7 DAC0_OUT1ALT #3/ OPAMP_OUT1ALT		TIM0_CDTI2 #1/3 TIM1_CC2 #0	US0_CLK #3 U0_RX #3	LES_CH15 #0 DBG_SWO #1									
D1	PA3		EBI_AD12 #0/1/2	TIM0_CDTI0 #0	U0_TX #2	LES_ALTEX2 #0 ETM_TD1 #3									
D2	PA2		EBI_AD11 #0/1/2	TIM0_CC2 #0/1		CMU_CLK0 #0 ETM_TD0 #3									
D3	PB15					ETM_TD2 #1									
D11	PE5		EBI_A12 #0/1/2		US0_CLK #1										
D12	PC12	ACMP1_CH4 DAC0_OUT1ALT #0/ OPAMP_OUT1ALT			U1_TX #0	CMU_CLK0 #1 LES_CH12 #0									
D13	PC13	ACMP1_CH5 DAC0_OUT1ALT #1/ OPAMP_OUT1ALT		TIM0_CDTI0 #1/3 TIM1_CC0 #0 TIM1_CC2 #4 PCNT0_S0IN #0	U1_RX #0	LES_CH13 #0									
E1	PA6		EBI_AD15 #0/1/2		LEU1_RX #1	ETM_TCLK #3 GPIO_EM4WU1									
E2	PA5		EBI_AD14 #0/1/2	TIM0_CDTI2 #0	LEU1_TX #1	LES_ALTEX4 #0 ETM_TD3 #3									
E3	PA4		EBI_AD13 #0/1/2	TIM0_CDTI1 #0	U0_RX #2	LES_ALTEX3 #0 ETM_TD2 #3									
E11	PE6		EBI_A13 #0/1/2		US0_RX #1										
E12	PC10	ACMP1_CH2	EBI_A10 #1/2	TIM2_CC2 #2	US0_RX #2	LES_CH10 #0									
E13	PC11	ACMP1_CH3	EBI_ALE #1/2		US0_TX #2	LES_CH11 #0									
F1	PB0		EBI_A16 #0/1/2	TIM1_CC0 #2											
F2	PB1		EBI_A17 #0/1/2	TIM1_CC1 #2											
F3	PB2		EBI_A18 #0/1/2	TIM1_CC2 #2											
F11	PE7		EBI_A14 #0/1/2		US0_TX #1										
F12	PC8	ACMP1_CH0	EBI_A15 #0/1/2	TIM2_CC0 #2	US0_CS #2	LES_CH8 #0									
F13	PC9	ACMP1_CH1	EBI_A09 #1/2	TIM2_CC1 #2	US0_CLK #2	LES_CH9 #0 GPIO_EM4WU2									
G1	PB3		EBI_A19 #0/1/2	PCNT1_S0IN #1	US2_TX #1										
G2	PB4		EBI_A20 #0/1/2	PCNT1_S1IN #1	US2_RX #1										
G3	IOVDD_2	Digital IO power supply 2	<u>.</u>												
G11	PE0		EBI_A07 #0/1/2	TIM3_CC0 #1 PCNT0_S0IN #1	U0_TX #1 I2C1_SDA #2										
G12	PE1		EBI_A08 #0/1/2	TIM3_CC1 #1 PCNT0_S1IN #1	U0_RX #1 I2C1_SCL #2										
G13	PE3	BU_STAT	EBI_A10 #0		U1_RX #3	ACMP1_O #1									
H1	PB5		EBI_A21 #0/1/2		US2_CLK #1										
H2	PB6		EBI_A22 #0/1/2		US2_CS #1										
H3	VSS	Ground													



	GA120 Pin# and Name		Pin Altern	ate Functionality /	Description	
Pin #	Pin Name	Analog	EBI	Timers	Communication	Other
H11	VDD_DREG	Power supply for on-chip	o voltage regulator.			
H12	PE2	BU_VOUT	EBI_A09 #0	TIM3_CC2 #1	U1_TX #3	ACMP0_O #1
H13	PC7	ACMP0_CH7	EBI_A06 #0/1/2		LEU1_RX #0 I2C0_SCL #2	LES_CH7 #0 ETM_TD0 #2
J1	PD14				I2C0_SDA #3	
J2	PD15				I2C0_SCL #3	
J3	VSS	Ground				
J11	IOVDD_3	Digital IO power supply	3.			
J12	PC6	ACMP0_CH6	EBI_A05 #0/1/2		LEU1_TX #0 I2C0_SDA #2	LES_CH6 #0 ETM_TCLK #2
J13	DECOUPLE	Decouple output for on-o	chip voltage regulator. An e	kternal capacitance of size	e C <sub>DECOUPLE</sub> is required at th	nis pin.
К1	PC0	ACMP0_CH0 DAC0_OUT0ALT #0/ OPAMP_OUT0ALT	EBI_A23 #0/1/2	TIM0_CC1 #4 PCNT0_S0IN #2	US0_TX #5 US1_TX #0 I2C0_SDA #4	LES_CH0 #0 PRS_CH2 #0
К2	PC1	ACMP0_CH1 DAC0_OUT0ALT #1/ OPAMP_OUT0ALT	EBI_A24 #0/1/2	TIM0_CC2 #4 PCNT0_S1IN #2	US0_RX #5 US1_RX #0 I2C0_SCL #4	LES_CH1 #0 PRS_CH3 #0
К3	IOVDD_4	Digital IO power supply	4.	I	1	
K11	VSS	Ground				
K12	VSS	Ground				
K13	PD8	BU_VIN				CMU_CLK1 #1
L1	PC2	ACMP0_CH2 DAC0_OUT0ALT #2/ OPAMP_OUT0ALT	EBI_A25 #0/1/2	TIM0_CDTI0 #4	US2_TX #0	LES_CH2 #0
L2	PC3	ACMP0_CH3 DAC0_OUT0ALT #3/ OPAMP_OUT0ALT	EBI_NANDREn #0/1/2	TIM0_CDTI1 #4	US2_RX #0	LES_CH3 #0
L3	PA7		EBI_CSTFT #0/1/2			
L4	IOVDD_5	Digital IO power supply	5.			
L5	VSS	Ground				
L6	VSS	Ground				
L7	IOVDD_6	Digital IO power supply	6.			
L8	PB9		EBI_A03 #0/1/2		U1_TX #2	
L9	PB10		EBI_A04 #0/1/2		U1_RX #2	
L10	PD0	ADC0_CH0 DAC0_OUT0ALT #4/ OPAMP_OUT0ALT OPAMP_OUT2 #1		PCNT2_S0IN #0	US1_TX #1	
L11	PD1	ADC0_CH1 DAC0_OUT1ALT #4/ OPAMP_OUT1ALT		TIM0_CC0 #3 PCNT2_S1IN #0	US1_RX #1	DBG_SWO #2
L12	PD4	ADC0_CH4 OPAMP_P2			LEU0_TX #0	ETM_TD2 #0/2
L13	PD7	ADC0_CH7 DAC0_N1 / OPAMP_N1		TIM1_CC1 #4 LETIM0_OUT1 #0 PCNT0_S1IN #3	US1_TX #2 I2C0_SCL #1	CMU_CLK0 #2 LES_ALTEX1 #0 ACMP1_O #2 ETM_TCLK #0
M1	PB7	LFXTAL_P		TIM1_CC0 #3	US0_TX #4 US1_CLK #0	



	GA120 Pin# and Name		Pin Altern	ate Functionality /	Description	
Pin #	Pin Name	Analog	EBI	Timers	Communication	Other
M2	PC4	ACMP0_CH4 DAC0_P0 / OPAMP_P0	EBI_A26 #0/1/2	TIM0_CDTI2 #4 LETIM0_OUT0 #3 PCNT1_S0IN #0	US2_CLK #0 I2C1_SDA #0	LES_CH4 #0
М3	PA8		EBI_DCLK #0/1/2	TIM2_CC0 #0		
M4	PA10		EBI_VSNC #0/1/2	TIM2_CC2 #0		
M5	PA13		EBI_A01 #0/1/2	TIM2_CC1 #1		
M6	PA14		EBI_A02 #0/1/2	TIM2_CC2 #1		
М7	RESETn	Reset input, active low. To apply an external res that reset is released.	et source to this pin, it is rea	quired to only drive this pi	n low during reset, and let th	ne internal pull-up ensure
M8	AVSS_1	Analog ground 1.				
M9	AVDD_2	Analog power supply 2.				
M10	AVDD_1	Analog power supply 1.				
M11	AVSS_0	Analog ground 0.				
M12	PD3	ADC0_CH3 OPAMP_N2		TIM0_CC2 #3	US1_CS #1	ETM_TD1 #0/2
M13	PD6	ADC0_CH6 DAC0_P1 / OPAMP_P1		TIM1_CC0 #4 LETIM0_OUT0 #0 PCNT0_S0IN #3	US1_RX #2 I2C0_SDA #1	LES_ALTEX0 #0 ACMP0_O #2 ETM_TD0 #0
N1	PB8	LFXTAL_N		TIM1_CC1 #3	US0_RX #4 US1_CS #0	
N2	PC5	ACMP0_CH5 DAC0_N0 / OPAMP_N0	EBI_NANDWEn #0/1/2	LETIM0_OUT1 #3 PCNT1_S1IN #0	US2_CS #0 I2C1_SCL #0	LES_CH5 #0
N3	PA9		EBI_DTEN #0/1/2	TIM2_CC1 #0		
N4	PA11		EBI_HSNC #0/1/2			
N5	PA12		EBI_A00 #0/1/2	TIM2_CC0 #1		
N6	PB11	DAC0_OUT0 / OPAMP_OUT0		TIM1_CC2 #3 LETIM0_OUT0 #1	I2C1_SDA #1	
N7	PB12	DAC0_OUT1 / OPAMP_OUT1		LETIM0_OUT1 #1	I2C1_SCL #1	
N8	AVSS_2	Analog ground 2.				
N9	PB13	HFXTAL_P			US0_CLK #4/5 LEU0_TX #1	
N10	PB14	HFXTAL_N			US0_CS #4/5 LEU0_RX #1	
N11	AVDD_0	Analog power supply 0.				
N12	PD2	ADC0_CH2	EBI_A27 #0/1/2	TIM0_CC1 #3	USB_DMPU #0 US1_CLK #1	DBG_SWO #3
N13	PD5	ADC0_CH5 OPAMP_OUT2 #0			LEU0_RX #0	ETM_TD3 #0/2

## **4.2 Alternate Functionality Pinout**

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in Table 4.2 (p. 52). The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Note



Some functionality, such as analog interfaces, do not have alternate settings or a LOCA-TION bitfield. In these cases, the pinout is shown in the column corresponding to LOCA-TION 0.

#### Table 4.2. Alternate functionality overview

Alternate			LOC	ATION				
Functionality	0	1	2	3	4	5	6	Description
ACMP0_CH0	PC0							Analog comparator ACMP0, channel 0.
ACMP0_CH1	PC1							Analog comparator ACMP0, channel 1.
ACMP0_CH2	PC2							Analog comparator ACMP0, channel 2.
ACMP0_CH3	PC3							Analog comparator ACMP0, channel 3.
ACMP0_CH4	PC4							Analog comparator ACMP0, channel 4.
ACMP0_CH5	PC5							Analog comparator ACMP0, channel 5.
ACMP0_CH6	PC6							Analog comparator ACMP0, channel 6.
ACMP0_CH7	PC7							Analog comparator ACMP0, channel 7.
ACMP0_O	PE13	PE2	PD6					Analog comparator ACMP0, digital output.
ACMP1_CH0	PC8							Analog comparator ACMP1, channel 0.
ACMP1_CH1	PC9							Analog comparator ACMP1, channel 1.
ACMP1_CH2	PC10							Analog comparator ACMP1, channel 2.
ACMP1_CH3	PC11							Analog comparator ACMP1, channel 3.
ACMP1_CH4	PC12							Analog comparator ACMP1, channel 4.
ACMP1_CH5	PC13							Analog comparator ACMP1, channel 5.
ACMP1_CH6	PC14							Analog comparator ACMP1, channel 6.
ACMP1_CH7	PC15							Analog comparator ACMP1, channel 7.
ACMP1_O	PF2	PE3	PD7					Analog comparator ACMP1, digital output.
ADC0_CH0	PD0							Analog to digital converter ADC0, input channel number 0.
ADC0_CH1	PD1							Analog to digital converter ADC0, input channel number 1.
ADC0_CH2	PD2							Analog to digital converter ADC0, input channel number 2.
ADC0_CH3	PD3							Analog to digital converter ADC0, input channel number 3.
ADC0_CH4	PD4							Analog to digital converter ADC0, input channel number 4.
ADC0_CH5	PD5							Analog to digital converter ADC0, input channel number 5.
ADC0_CH6	PD6							Analog to digital converter ADC0, input channel number 6.
ADC0_CH7	PD7							Analog to digital converter ADC0, input channel number 7.
BOOT_RX	PE11							Bootloader RX
BOOT_TX	PE10							Bootloader TX
BU_STAT	PE3							Backup Power Domain status, whether or not the system is in backup mode
BU_VIN	PD8							Battery input for Backup Power Domain
BU_VOUT	PE2							Power output for Backup Power Domain
CMU_CLK0	PA2	PC12	PD7					Clock Management Unit, clock output number 0.
CMU_CLK1	PA1	PD8	PE12					Clock Management Unit, clock output number 1.
DAC0_N0 / OPAMP_N0	PC5							Operational Amplifier 0 external negative input.
DAC0_N1 / OPAMP_N1	PD7							Operational Amplifier 1 external negative input.



Alternate			LOC	ATION				
Functionality	0	1	2	3	4	5	6	Description
OPAMP_N2	PD3							Operational Amplifier 2 external negative input.
DAC0_OUT0 / OPAMP_OUT0	PB11							Digital to Analog Converter DAC0_OUT0 / OPAMP output channel number 0.
DAC0_OUT0ALT / OPAMP_OUT0ALT	PC0	PC1	PC2	PC3	PD0			Digital to Analog Converter DAC0_OUT0ALT / OPAMP alternative output for channel 0.
DAC0_OUT1 / OPAMP_OUT1	PB12							Digital to Analog Converter DAC0_OUT1 / OPAMP output channel number 1.
DAC0_OUT1ALT / OPAMP_OUT1ALT	PC12	PC13	PC14	PC15	PD1			Digital to Analog Converter DAC0_OUT1ALT / OPAMP alternative output for channel 1.
OPAMP_OUT2	PD5	PD0						Operational Amplifier 2 output.
DAC0_P0 / OPAMP_P0	PC4							Operational Amplifier 0 external positive input.
DAC0_P1 / OPAMP_P1	PD6							Operational Amplifier 1 external positive input.
OPAMP_P2	PD4							Operational Amplifier 2 external positive input.
								Debug-interface Serial Wire clock input.
DBG_SWCLK	PF0	PF0	PF0	PF0				Note that this function is enabled to pin out of reset, and has a built-in pull down.
								Debug-interface Serial Wire data input / output.
DBG_SWDIO	PF1	PF1	PF1	PF1				Note that this function is enabled to pin out of reset, and has a built-in pull up.
								Debug-interface Serial Wire viewer Output.
DBG_SWO	PF2	PC15	PD1	PD2				Note that this function is not enabled after reset, and must be enabled by software to be used.
EBI_A00	PA12	PA12	PA12					External Bus Interface (EBI) address output pin 00.
EBI_A01	PA13	PA13	PA13					External Bus Interface (EBI) address output pin 01.
EBI_A02	PA14	PA14	PA14					External Bus Interface (EBI) address output pin 02.
EBI_A03	PB9	PB9	PB9					External Bus Interface (EBI) address output pin 03.
EBI_A04	PB10	PB10	PB10					External Bus Interface (EBI) address output pin 04.
EBI_A05	PC6	PC6	PC6					External Bus Interface (EBI) address output pin 05.
EBI_A06	PC7	PC7	PC7					External Bus Interface (EBI) address output pin 06.
EBI_A07	PE0	PE0	PE0					External Bus Interface (EBI) address output pin 07.
EBI_A08	PE1	PE1	PE1					External Bus Interface (EBI) address output pin 08.
EBI_A09	PE2	PC9	PC9					External Bus Interface (EBI) address output pin 09.
EBI_A10	PE3	PC10	PC10					External Bus Interface (EBI) address output pin 10.
EBI_A11	PE4	PE4	PE4					External Bus Interface (EBI) address output pin 11.
EBI_A12	PE5	PE5	PE5					External Bus Interface (EBI) address output pin 12.
EBI_A13	PE6	PE6	PE6					External Bus Interface (EBI) address output pin 13.
EBI_A14	PE7	PE7	PE7					External Bus Interface (EBI) address output pin 14.
EBI_A15	PC8	PC8	PC8					External Bus Interface (EBI) address output pin 15.
EBI_A16	PB0	PB0	PB0					External Bus Interface (EBI) address output pin 16.
EBI_A17	PB1	PB1	PB1					External Bus Interface (EBI) address output pin 17.
EBI_A18	PB2	PB2	PB2					External Bus Interface (EBI) address output pin 18.
EBI_A19	PB3	PB3	PB3					External Bus Interface (EBI) address output pin 19.
EBI_A20	PB4	PB4	PB4					External Bus Interface (EBI) address output pin 20.
EBI_A21	PB5	PB5	PB5					External Bus Interface (EBI) address output pin 21.



#### ...the world's most energy friendly microcontrollers

Alternate			LOC	ATION				
Functionality	0	1	2	3	4	5	6	Description
EBI_A22	PB6	PB6	PB6					External Bus Interface (EBI) address output pin 22.
EBI_A23	PC0	PC0	PC0					External Bus Interface (EBI) address output pin 23.
EBI_A24	PC1	PC1	PC1					External Bus Interface (EBI) address output pin 24.
EBI_A25	PC2	PC2	PC2					External Bus Interface (EBI) address output pin 25.
EBI_A26	PC4	PC4	PC4					External Bus Interface (EBI) address output pin 26.
EBI_A27	PD2	PD2	PD2					External Bus Interface (EBI) address output pin 27.
EBI_AD00	PE8	PE8	PE8					External Bus Interface (EBI) address and data input / out- put pin 00.
EBI_AD01	PE9	PE9	PE9					External Bus Interface (EBI) address and data input / out- put pin 01.
EBI_AD02	PE10	PE10	PE10					External Bus Interface (EBI) address and data input / out- put pin 02.
EBI_AD03	PE11	PE11	PE11					External Bus Interface (EBI) address and data input / out- put pin 03.
EBI_AD04	PE12	PE12	PE12					External Bus Interface (EBI) address and data input / out- put pin 04.
EBI_AD05	PE13	PE13	PE13					External Bus Interface (EBI) address and data input / out- put pin 05.
EBI_AD06	PE14	PE14	PE14					External Bus Interface (EBI) address and data input / out- put pin 06.
EBI_AD07	PE15	PE15	PE15					External Bus Interface (EBI) address and data input / out- put pin 07.
EBI_AD08	PA15	PA15	PA15					External Bus Interface (EBI) address and data input / out- put pin 08.
EBI_AD09	PA0	PA0	PA0					External Bus Interface (EBI) address and data input / out- put pin 09.
EBI_AD10	PA1	PA1	PA1					External Bus Interface (EBI) address and data input / out- put pin 10.
EBI_AD11	PA2	PA2	PA2					External Bus Interface (EBI) address and data input / out- put pin 11.
EBI_AD12	PA3	PA3	PA3					External Bus Interface (EBI) address and data input / out- put pin 12.
EBI_AD13	PA4	PA4	PA4					External Bus Interface (EBI) address and data input / out- put pin 13.
EBI_AD14	PA5	PA5	PA5					External Bus Interface (EBI) address and data input / out- put pin 14.
EBI_AD15	PA6	PA6	PA6					External Bus Interface (EBI) address and data input / out- put pin 15.
EBI_ALE	PF3	PC11	PC11					External Bus Interface (EBI) Address Latch Enable output.
EBI_ARDY	PF2	PF2	PF2					External Bus Interface (EBI) Hardware Ready Control in- put.
EBI_BL0	PF6	PF6	PF6					External Bus Interface (EBI) Byte Lane/Enable pin 0.
EBI_BL1	PF7	PF7	PF7					External Bus Interface (EBI) Byte Lane/Enable pin 1.
EBI_CS0	PD9	PD9	PD9					External Bus Interface (EBI) Chip Select output 0.
EBI_CS1	PD10	PD10	PD10					External Bus Interface (EBI) Chip Select output 1.
EBI_CS2	PD11	PD11	PD11					External Bus Interface (EBI) Chip Select output 2.
EBI_CS3	PD12	PD12	PD12					External Bus Interface (EBI) Chip Select output 3.
EBI_CSTFT	PA7	PA7	PA7					External Bus Interface (EBI) Chip Select output TFT.
EBI_DCLK	PA8	PA8	PA8					External Bus Interface (EBI) TFT Dot Clock pin.
EBI_DTEN	PA9	PA9	PA9					External Bus Interface (EBI) TFT Data Enable pin.



Alternate			LOC	ATION				
Functionality	0	1	2	3	4	5	6	Description
EBI_HSNC	PA11	PA11	PA11					External Bus Interface (EBI) TFT Horizontal Synchroniza- tion pin.
EBI_NANDREn	PC3	PC3	PC3					External Bus Interface (EBI) NAND Read Enable output.
EBI_NANDWEn	PC5	PC5	PC5					External Bus Interface (EBI) NAND Write Enable output.
EBI_REn	PF5	PF9	PF5					External Bus Interface (EBI) Read Enable output.
EBI_VSNC	PA10	PA10	PA10					External Bus Interface (EBI) TFT Vertical Synchronization pin.
EBI_WEn	PF4	PF8	PF4					External Bus Interface (EBI) Write Enable output.
ETM_TCLK	PD7	PF8	PC6	PA6				Embedded Trace Module ETM clock .
ETM_TD0	PD6	PF9	PC7	PA2				Embedded Trace Module ETM data 0.
ETM_TD1	PD3	PD13	PD3	PA3				Embedded Trace Module ETM data 1.
ETM_TD2	PD4	PB15	PD4	PA4				Embedded Trace Module ETM data 2.
ETM_TD3	PD5	PF3	PD5	PA5				Embedded Trace Module ETM data 3.
GPIO_EM4WU0	PA0							Pin can be used to wake the system up from EM4
GPIO_EM4WU1	PA6							Pin can be used to wake the system up from EM4
GPIO_EM4WU2	PC9							Pin can be used to wake the system up from EM4
GPIO_EM4WU3	PF1							Pin can be used to wake the system up from EM4
GPIO_EM4WU4	PF2							Pin can be used to wake the system up from EM4
GPIO_EM4WU5	PE13							Pin can be used to wake the system up from EM4
HFXTAL_N	PB14							High Frequency Crystal negative pin. Also used as exter- nal optional clock input pin.
HFXTAL_P	PB13							High Frequency Crystal positive pin.
I2C0_SCL	PA1	PD7	PC7	PD15	PC1	PF1	PE13	I2C0 Serial Clock Line input / output.
I2C0_SDA	PA0	PD6	PC6	PD14	PC0	PF0	PE12	I2C0 Serial Data input / output.
I2C1_SCL	PC5	PB12	PE1					I2C1 Serial Clock Line input / output.
I2C1_SDA	PC4	PB11	PE0					I2C1 Serial Data input / output.
LES_ALTEX0	PD6							LESENSE alternate exite output 0.
LES_ALTEX1	PD7							LESENSE alternate exite output 1.
LES_ALTEX2	PA3							LESENSE alternate exite output 2.
LES_ALTEX3	PA4							LESENSE alternate exite output 3.
LES_ALTEX4	PA5							LESENSE alternate exite output 4.
LES_ALTEX5	PE11							LESENSE alternate exite output 5.
LES_ALTEX6	PE12							LESENSE alternate exite output 6.
LES_ALTEX7	PE13							LESENSE alternate exite output 7.
LES_CH0	PC0							LESENSE channel 0.
LES_CH1	PC1							LESENSE channel 1.
LES_CH2	PC2							LESENSE channel 2.
LES_CH3	PC3							LESENSE channel 3.
LES_CH4	PC4							LESENSE channel 4.
LES_CH5	PC5							LESENSE channel 5.
LES_CH6	PC6							LESENSE channel 6.
LES_CH7	PC7							LESENSE channel 7.
LES_CH8	PC8							LESENSE channel 8.



Alternate			LOC	ATION				
Functionality	0	1	2	3	4	5	6	Description
LES_CH9	PC9							LESENSE channel 9.
LES_CH10	PC10							LESENSE channel 10.
LES_CH11	PC11							LESENSE channel 11.
LES_CH12	PC12							LESENSE channel 12.
LES_CH13	PC13							LESENSE channel 13.
LES_CH14	PC14							LESENSE channel 14.
LES_CH15	PC15							LESENSE channel 15.
LETIM0_OUT0	PD6	PB11	PF0	PC4				Low Energy Timer LETIM0, output channel 0.
LETIM0_OUT1	PD7	PB12	PF1	PC5				Low Energy Timer LETIM0, output channel 1.
LEU0_RX	PD5	PB14	PE15	PF1	PA0			LEUART0 Receive input.
LEU0_TX	PD4	PB13	PE14	PF0	PF2			LEUART0 Transmit output. Also used as receive input in half duplex communication.
LEU1_RX	PC7	PA6						LEUART1 Receive input.
LEU1_TX	PC6	PA5						LEUART1 Transmit output. Also used as receive input in half duplex communication.
LFXTAL_N	PB8							Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin.
LFXTAL_P	PB7							Low Frequency Crystal (typically 32.768 kHz) positive pin.
PCNT0_S0IN	PC13	PE0	PC0	PD6				Pulse Counter PCNT0 input number 0.
PCNT0_S1IN	PC14	PE1	PC1	PD7				Pulse Counter PCNT0 input number 1.
PCNT1_S0IN	PC4	PB3						Pulse Counter PCNT1 input number 0.
PCNT1_S1IN	PC5	PB4						Pulse Counter PCNT1 input number 1.
PCNT2_S0IN	PD0	PE8						Pulse Counter PCNT2 input number 0.
PCNT2_S1IN	PD1	PE9						Pulse Counter PCNT2 input number 1.
PRS_CH0	PA0	PF3						Peripheral Reflex System PRS, channel 0.
PRS_CH1	PA1	PF4						Peripheral Reflex System PRS, channel 1.
PRS_CH2	PC0	PF5						Peripheral Reflex System PRS, channel 2.
PRS_CH3	PC1	PE8						Peripheral Reflex System PRS, channel 3.
TIM0_CC0	PA0	PA0	PF6	PD1	PA0	PF0		Timer 0 Capture Compare input / output channel 0.
TIM0_CC1	PA1	PA1	PF7	PD2	PC0	PF1		Timer 0 Capture Compare input / output channel 1.
TIM0_CC2	PA2	PA2	PF8	PD3	PC1	PF2		Timer 0 Capture Compare input / output channel 2.
TIM0_CDTI0	PA3	PC13	PF3	PC13	PC2	PF3		Timer 0 Complimentary Deat Time Insertion channel 0.
TIM0_CDTI1	PA4	PC14	PF4	PC14	PC3	PF4		Timer 0 Complimentary Deat Time Insertion channel 1.
TIM0_CDTI2	PA5	PC15	PF5	PC15	PC4	PF5		Timer 0 Complimentary Deat Time Insertion channel 2.
TIM1_CC0	PC13	PE10	PB0	PB7	PD6			Timer 1 Capture Compare input / output channel 0.
TIM1_CC1	PC14	PE11	PB1	PB8	PD7			Timer 1 Capture Compare input / output channel 1.
TIM1_CC2	PC15	PE12	PB2	PB11	PC13			Timer 1 Capture Compare input / output channel 2.
TIM2_CC0	PA8	PA12	PC8					Timer 2 Capture Compare input / output channel 0.
TIM2_CC1	PA9	PA13	PC9					Timer 2 Capture Compare input / output channel 1.
TIM2_CC2	PA10	PA14	PC10					Timer 2 Capture Compare input / output channel 2.
TIM3_CC0	PE14	PE0						Timer 3 Capture Compare input / output channel 0.
TIM3_CC1	PE15	PE1						Timer 3 Capture Compare input / output channel 1.
TIM3_CC2	PA15	PE2						Timer 3 Capture Compare input / output channel 2.



Alternate			LOC	ATION				
Functionality	0	1	2	3	4	5	6	Description
U0_RX	PF7	PE1	PA4	PC15				UART0 Receive input.
U0_TX	PF6	PE0	PA3	PC14				UART0 Transmit output. Also used as receive input in half duplex communication.
U1_RX	PC13	PF11	PB10	PE3				UART1 Receive input.
U1_TX	PC12	PF10	PB9	PE2				UART1 Transmit output. Also used as receive input in half duplex communication.
US0_CLK	PE12	PE5	PC9	PC15	PB13	PB13		USART0 clock input / output.
US0_CS	PE13	PE4	PC8	PC14	PB14	PB14		USART0 chip select input / output.
US0_RX	PE11	PE6	PC10	PE12	PB8	PC1		USART0 Asynchronous Receive. USART0 Synchronous mode Master Input / Slave Output (MISO).
US0_TX	PE10	PE7	PC11	PE13	PB7	PC0		USART0 Asynchronous Transmit.Also used as receive in- put in half duplex communication. USART0 Synchronous mode Master Output / Slave Input (MOSI).
US1_CLK	PB7	PD2	PF0					USART1 clock input / output.
US1_CS	PB8	PD3	PF1					USART1 chip select input / output.
US1_RX	PC1	PD1	PD6					USART1 Asynchronous Receive. USART1 Synchronous mode Master Input / Slave Output (MISO).
US1_TX	PC0	PD0	PD7					USART1 Asynchronous Transmit.Also used as receive in- put in half duplex communication. USART1 Synchronous mode Master Output / Slave Input (MOSI).
US2_CLK	PC4	PB5						USART2 clock input / output.
US2_CS	PC5	PB6						USART2 chip select input / output.
US2_RX	PC3	PB4						USART2 Asynchronous Receive. USART2 Synchronous mode Master Input / Slave Output (MISO).
US2_TX	PC2	PB3						USART2 Asynchronous Transmit.Also used as receive in- put in half duplex communication. USART2 Synchronous mode Master Output / Slave Input (MOSI).
USB_DM	PF10							USB D- pin.
USB_DMPU	PD2							USB D- Pullup control.
USB_DP	PF11							USB D+ pin.
USB_ID	PF12							USB ID pin. Used in OTG mode.
USB_VBUS	USB_VBUS							USB 5 V VBUS input.
USB_VBUSEN	PF5							USB 5 V VBUS enable.
USB_VREGI	USB_VREGI							USB Input to internal 3.3 V regulator
USB_VREGO	USB_VREGO							USB Decoupling for internal 3.3 V USB regulator and regulator output

## 4.3 GPIO Pinout Overview

The specific GPIO pins available in *EFM32LG395* is shown in Table 4.3 (p. 58). Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port in indicated by a number from 15 down to 0.


#### Table 4.3. GPIO Pinout

Port	Pin 15	Pin 14	Pin 13	Pin 12	Pin 11	Pin 10	Pin 9	Pin 8	Pin 7	Pin 6	Pin 5	Pin 4	Pin 3	Pin 2	Pin 1	Pin 0
Port A	PA15	PA14	PA13	PA12	PA11	PA10	PA9	PA8	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
Port B	PB15	PB14	PB13	PB12	PB11	PB10	PB9	PB8	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
Port C	PC15	PC14	PC13	PC12	PC11	PC10	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
Port D	PD15	PD14	PD13	PD12	PD11	PD10	PD9	PD8	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
Port E	PE15	PE14	PE13	PE12	PE11	PE10	PE9	PE8	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0
Port F	-	-	-	PF12	PF11	PF10	PF9	PF8	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0

## 4.4 Opamp Pinout Overview


The specific opamp terminals available in EFM32LG395 is shown in Figure 4.2 (p. 58).

#### Figure 4.2. Opamp Pinout



## 4.5 BGA120 Package

Figure 4.3. BGA120



Note:

- 1. The dimensions in parenthesis are reference.
- 2. Datum "C" and seating plane are defined by the crown of the soldier balls.
- 3. All dimensions are in millimeters.

The BGA120 Package uses SAC105 solderballs.

All EFM32 packages are RoHS compliant and free of Bromine (Br) and Antimony (Sb).

For additional Quality and Environmental information, please see: http://www.silabs.com/support/quality/pages/default.aspx.

# **5 PCB Layout and Soldering**

## 5.1 Recommended PCB Layout

#### Figure 5.1. BGA120 PCB Land Pattern





Table 5.1. BGA120 PCB Land Pattern Dimensions (Dimensions in mm)

Symbol	Dim. (mm)
а	0.25
b	0.50
d	6.00
е	6.00



Preliminary

#### Figure 5.2. BGA120 PCB Solder Mask



#### Table 5.2. BGA120 PCB Solder Mask Dimensions (Dimensions in mm)

Symbol	Dim. (mm)
a	0.35
b	0.50
d	6.00
e	6.00



Preliminary

#### Figure 5.3. BGA120 PCB Stencil Design




 Table 5.3. BGA120 PCB Stencil Design Dimensions (Dimensions in mm)

Symbol	Dim. (mm)
a	0.25
b	0.50
d	6.00
e	6.00

- 1. The drawings are not to scale.
- 2. All dimensions are in millimeters.
- 3. All drawings are subject to change without notice.
- 4. The PCB Land Pattern drawing is in compliance with IPC-7351B.
- 5. Stencil thickness 0.125 mm.
- 6. For detailed pin-positioning, see Figure 4.3 (p. 59).

## **5.2 Soldering Information**

The latest IPC/JEDEC J-STD-020 recommendations for Pb-Free reflow soldering should be followed.


The packages have a Moisture Sensitivity Level rating of 3, please see the latest IPC/JEDEC J-STD-033 standard for MSL description and level 3 bake conditions.

# 6 Chip Marking, Revision and Errata

## 6.1 Chip Marking

In the illustration below package fields and position are shown.

#### Figure 6.1. Example Chip Marking



## 6.2 Revision

The revision of a chip can be determined from the "Revision" field in Figure 6.1 (p. 63).

## 6.3 Errata

Please see the errata document for EFM32LG395 for description and resolution of device erratas. This document is available in Simplicity Studio and online at: http://www.silabs.com/support/pages/document-library.aspx?p=MCUs--32-bit

# **7 Revision History**

## 7.1 Revision 1.21

November 21st, 2013

Updated figures.

Updated errata-link.

Updated chip marking.

Added link to Environmental and Quality information.

Re-added missing DAC-data.

## 7.2 Revision 1.20

September 30th, 2013

Added I2C characterization data.

Added SPI characterization data.

Corrected the DAC and OPAMP2 pin sharing information in the Alternate Functionality Pinout section.

Corrected GPIO operating voltage from 1.8 V to 1.85 V.

Added the USB bootloader information.

Corrected the ADC resolution from 12, 10 and 6 bit to 12, 8 and 6 bit.

Updated Environmental information.

Updated trademark, disclaimer and contact information.

Other minor corrections.

## 7.3 Revision 1.10

June 28th, 2013

Updated power requirements in the Power Management section.

Updated PCB Land Pattern, PCB Solder Mask and PCB Stencil Design figures.

Removed minimum load capacitance figure and table. Added reference to application note.

Other minor corrections.

## 7.4 Revision 1.00

September 11th, 2012

Updated the HFRCO 1 MHz band typical value to 1.2 MHz.

Updated the HFRCO 7 MHz band typical value to 6.6 MHz.

Corrected BGA solder balls material from Sn96.5/Ag3/Cu0.5 to SAC105.

Other minor corrections.

## 7.5 Revision 0.92

May 25th, 2012

Corrected BGA solder balls material description.

Corrected EM3 current consumption in the Electrical Characteristics section.

## 7.6 Revision 0.90

April 27th, 2012

Initial preliminary release.

# A Disclaimer and Trademarks

## A.1 Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

## A.2 Trademark Information

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISO-modem®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.

# **B** Contact Information

Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701

**EFM<sup>32</sup>** 

Please visit the Silicon Labs Technical Support web page: http://www.silabs.com/support/pages/contacttechnicalsupport.aspx and register to submit a technical support request.

## **Table of Contents**

2. System Summary       3         2.1. System Introduction       3         2.2. Configuration Summary       7         2.3. Memory Map       9         3. Electrical Characteristics       10         3.1. Test Conditions       10         3.2. Assolute Maximum Ratings       10         3.3. General Operating Conditions       10         3.4. Current Consumption       12         3.5. Transition between Energy Modes       13         3.6. Power Management       13         3.7. Flash       13         3.8. Power Management       14         3.9. Oscillators       22         3.0. Analog Digital Converter (ADC)       26         3.10. Ligital Analog Converter (ADC)       26         3.11. Digital Analog Converter (ADC)       26         3.12. Operational Amplifier (OPAMP)       37         3.13. Analog Comparator (ACMP)       31         3.14. Voltage Comparator (ACMP)       41         3.15. IzC       43         3.16. USART SPI       45         3.17. Floptherals       46         4. Pinout and Package       47         4. Pinout and Package       57         4. Alternate Functionality Pinout       42         4	1. Ordering Information	. 2
2.2. Configuration Summary       7         2.3. Memory Map       9         3. Electrical Characteristics       10         3.1. Test Conditions       10         3.2. Absolute Maximum Ratings       10         3.3. General Operating Conditions       10         3.4. Current Consumption       12         3.5. Transition between Energy Modes       13         3.6. Power Management       13         3.7. Flash       13         3.8. General Purpose Input Output       15         3.9. Oscillators       22         3.10. Analog Digital Converter (ADC)       26         3.11. Jigital Analog Converter (ADC)       26         3.12. Operational Amplifier (OPAMP)       37         3.13. Analog Comparator (VCMP)       41         3.14. Voltage Comparator (VCMP)       41         3.15. I2C       43         3.16. USART SPI       45         3.17. Digital Peripheralis       45         4.1 Pinout Analog Comparator (VCMP)       41         4.2 Alternate Functionality Pinout       47         4.3. GPIO Pinout Overview       57         4.4. Seconmended PCB Layout       58         5. PCB Layout and Soldering       60         5.1. Accommended PCB Layout		
2.3. Memory Map       9         3. Electrical Characteristics       10         3.1. Test Conditions       10         3.2. Absolute Maximum Ratings       10         3.3. General Operating Conditions       10         3.4. Current Consumption       12         3.5. Transition between Energy Modes       13         3.6. Power Management       13         3.7. Flash       14         3.8. General Purpose Input Output       15         3.9. Oscillators       22         3.10. Analog Digital Converter (ADC)       26         3.11. Digital Analog Converter (ADC)       26         3.12. Operational Amplifer (OPAMP)       37         3.13. Analog Comparator (ACMP)       41         3.14. Voltage Comparator (VCMP)       43         3.15. I2C       43         3.17. Digital Peripherals       46         4. Pinout and Package       47         4.1. Pinout       47         4.2. Alternate Functionality Pinout       51         4.3. Gold Porkage       59         5. PCB Layout And Soldering       60         5.1. Chip Marking, Revision and Errata       63         6.3. Chip Marking, Revision and Errata       63         6.3. Chip Marking, Revision 1.00	2.1. System Introduction	. 3
3. Electrical Characteristics       10         3.1. Test Conditions       10         3.2. Absolute Maximum Ratings       10         3.3. General Operating Conditions       12         3.5. Transition between Energy Modes       13         3.6. Power Management       13         3.7. Flash       14         3.8. General Purpose Input Output       15         3.9. Oscillators       22         3.10. Analog Digital Converter (ADC)       26         3.11. Digital Analog Converter (ADC)       36         3.12. Operational Amplifier (OPAMP)       37         3.13. Analog Comparator (VCMP)       41         3.14. Voltage Comparator (VCMP)       43         3.15. I2C       43         3.16. USART SPI       45         3.17. Digital Peripherals       46         4. Pinout and Package       47         4.1. Pinout       47         4.2. Alternate Functionality Pinout       51         4.3. GPIO Pinout Overview       57         5.4.5 BGA120 Package       59         5. PCB Layout and Soldering       60         5.1. Recommended PCB Layout       60         5.2. Soldering Information       62         6.3.1. Chip Marking, Revision and Errata <t< td=""><td></td><td></td></t<>		
3.1. Test Conditions       10         3.2. Absolute Maximum Ratings       10         3.3. General Operating Conditions       10         3.4. Current Consumption       12         3.5. Transition between Energy Modes       13         3.6. Power Management       13         3.7. Flash       14         3.8. General Purpose Input Output       15         3.9. Oscillators       22         3.10. Analog Digital Converter (ADC)       26         3.11. Digital Analog Converter (DAC)       26         3.12. Operational Amplifier (OPAMP)       37         3.13. Analog Comparator (ACMP)       41         3.14. Voltage Comparator (VCMP)       43         3.15. I2C       43         3.16. USART SPI       45         3.17. Digital Peripherals       46         4. Pinout and Package       47         4. Alternate Functionality Pinout       51         4. Opamp Pinout Overview       57         4. A Opamp Pinout Overview       58         4.5. BGA120 Package       59         5. PCB Layout and Soldering       60         5. PCB Layout and Soldering       62         6. Chip Marking, Revision and Errata       63         6. 2. Revision 1.20       64<	2.3. Метогу Мар	9
3.2. Absolute Maximum Ratings       10         3.3. General Operating Conditions       10         3.4. Current Consumption       12         3.5. Transition between Energy Modes       13         3.6. Power Management       13         3.7. Flash       14         3.8. General Purpose Input Output       15         3.9. Oscillators       22         3.10. Analog Digital Converter (ADC)       26         3.11. Digital Analog Converter (ADC)       36         3.12. Operational Amplifier (OPAMP)       37         3.13. Analog Comparator (ACMP)       41         3.14. Voltage Comparator (VCMP)       43         3.15. I2C       43         3.16. USART SPI       45         3.17. Digital Peripherals       46         4. Pinout and Package       47         4.2. Alternate Functionality Pinout       47         4.3. GPLO Pinout Overview       57         4.4. Opamp Pinout Overview       58         4.5. BGA120 Package       59         5. PCB Layout and Soldering       60         5.1. Recommended PCB Layout       60         5.2. Soldering Information       62         6.3. Errata       63         7.4. Revision 1.20       64	3. Electrical Characteristics	10
3.3. General Operating Conditions       10         3.4. Current Consumption       12         3.5. Transition between Energy Modes       13         3.6. Power Management       13         3.7. Flash       14         3.8. General Purpose Input Output       15         3.9. Oscillators       222         3.10. Analog Digital Converter (ADC)       26         3.11. Digital Analog Converter (DAC)       36         3.12. Operational Amplifier (OPAMP)       37         3.13. Analog Comparator (ACMP)       41         3.14. Voltage Comparator (VCMP)       43         3.15. I2C       43         3.16. USART SPI       45         3.17. Digital Peripherals       46         4. Pinout and Package       47         4. Pinout and Package       47         4. Opamp Pinout Overview       57         4.4. Opamp Pinout Overview       58         4.5. BGA120 Package       59         5.7 CH2 Layout and Soldering       60         5.1. Recommended PCB Layout       60         5.2. Soldering Information       62         6.2. Revision 1.0       64         7.1. Revision 1.10       64         7.3. Revision 1.10       64         7		
3.4. Current Consumption       12         3.5. Transition between Energy Modes       13         3.6. Power Management       13         3.7. Flash       14         3.8. General Purpose Input Output       15         3.9. Oscillators       22         3.10. Analog Digital Converter (ADC)       26         3.11. Digital Analog Converter (DAC)       36         3.12. Operational Amplifier (OPAMP)       37         3.13. Analog Comparator (ACMP)       41         3.14. Voltage Comparator (VCMP)       43         3.15. IzC       33         3.16. USART SPI       45         3.17. Digital Peripherals       46         4. Pinout and Package       47         4.1. Pinout       57         4.4. Opamp Pinout Overview       57         4.4. Opamp Pinout Overview       57         4.5. BGA120 Package       59         5. PCB Layout and Soldering       60         5.1. Recommended PCB Layout       60         5.1. Recommended PCB Layout       63         6.1. Chip Marking, Revision and Errata       63         6.3. Errata       63         7.4. Revision 1.20       64         7.5. Revision 1.20       64         7.6. Revisi	3.2. Absolute Maximum Ratings	10
3.4. Current Consumption       12         3.5. Transition between Energy Modes       13         3.6. Power Management       13         3.7. Flash       14         3.8. General Purpose Input Output       15         3.9. Oscillators       22         3.10. Analog Digital Converter (ADC)       26         3.11. Digital Analog Converter (DAC)       36         3.12. Operational Amplifier (OPAMP)       37         3.13. Analog Comparator (ACMP)       41         3.14. Voltage Comparator (VCMP)       43         3.15. IzC       33         3.16. USART SPI       45         3.17. Digital Peripherals       46         4. Pinout and Package       47         4.1. Pinout       57         4.4. Opamp Pinout Overview       57         4.4. Opamp Pinout Overview       57         4.5. BGA120 Package       59         5. PCB Layout and Soldering       60         5.1. Recommended PCB Layout       60         5.1. Recommended PCB Layout       63         6.1. Chip Marking, Revision and Errata       63         6.3. Errata       63         7.4. Revision 1.20       64         7.5. Revision 1.20       64         7.6. Revisi	3.3. General Operating Conditions	10
3.5. Transition between Energy Modes       13         3.6. Power Management       13         3.7. Flash       14         3.8. General Purpose Input Output       15         3.9. Oscillators       22         3.10. Analog Digital Converter (ADC)       26         3.11. Digital Analog Converter (DAC)       26         3.12. Operational Amplifier (OPAMP)       37         3.13. Analog Comparator (ACMP)       41         3.14. Voltage Comparator (VCMP)       43         3.15. I2C       43         3.16. USART SPI       45         3.17. Digital Peripherals       46         4. Pinout and Package       47         4.1. Pinout       41         4.3. GPIO Pinout Overview       57         4.4. Opamp Pinout Overview       58         4.5. BGA120 Package       59         5. PCB Layout and Soldering       60         5.1. Revision and Errata       63         6.1. Chip Marking       63         6.2. Revision and Errata       63         6.3. Revision 1.20       64         7.3. Revision 1.20       64         7.4. Opamp Pinout Overview       63         4.5. BGA120 Package       59         5. PCB Layout and Soldering </td <td>3.4. Current Consumption</td> <td>12</td>	3.4. Current Consumption	12
3.6. Power Management       13         3.7. Flash       14         3.8. General Purpose Input Output       15         3.9. Oscillators       22         3.10. Analog Digital Converter (ADC)       26         3.11. Digital Analog Converter (DAC)       26         3.12. Operational Amplifier (OPAMP)       37         3.13. Analog Comparator (ACMP)       41         3.14. Voltage Comparator (VCMP)       41         3.15. I2C       43         3.16. USART SPI       45         3.17. Digital Peripherals       46         4. Pinout and Package       47         4.1. Pinout       41         4.3. GPIO Pinout Overview       57         4.4. Opamp Pinout Overview       57         4.4. Opamp Pinout Overview       58         4.5. BGA120 Package       59         5. PCB Layout and Soldering       60         5.1. Recommended PCB Layout       60         5.2. Soldering Information       62         6.1. Chip Marking, Revision and Errata       63         6.2. Revision 1.20       64         7.1. Revision 1.20       64         7.2. Revision 1.20       64         7.3. Revision 1.00       64         7.4. Revision 0.90 <td>3.5. Transition between Energy Modes</td> <td>13</td>	3.5. Transition between Energy Modes	13
3.7. Flash       14         3.8. General Purpose Input Output       15         3.9. Oscillators       22         3.10. Analog Digital Converter (ADC)       26         3.11. Digital Analog Converter (DAC)       36         3.12. Operational Amplifier (OPAMP)       37         3.13. Analog Comparator (ACMP)       41         3.14. Voltage Comparator (VCMP)       43         3.15. I2C       43         3.16. USART SPI       45         3.17. Digital Peripherals       46         4. Pinout and Package       47         4. Pinout Overview       51         4. Alternate Functionality Pinout       51         4.3. GPIO Pinout Overview       58         4.5 BGA120 Package       59         5. PCB Layout and Soldering       60         5.1. Recommended PCB Layout       60         5.2. Soldering Information       62         6. Chip Marking, Revision and Errata       63         6.1. Chip Marking       63         6.2. Revision 1.20       64         7.3. Revision 1.20       64         7.3. Revision 1.20       64         7.4. Opame Pinout Coverview       63         6.2. Revision 0.90       64         7.1. Revision	3.6. Power Management	13
3.8. General Purpose Input Output       15         3.9. Oscillators       22         3.10. Analog Digital Converter (ADC)       26         3.11. Digital Analog Converter (DAC)       36         3.12. Operational Amplifier (OPAMP)       37         3.13. Analog Comparator (ACMP)       41         3.14. Voltage Comparator (ACMP)       43         3.15. I2C       43         3.16. USART SPI       45         3.17. Digital Peripherals       46         4. Pinout and Package       47         4.1. Pinout       47         4.2. Alternate Functionality Pinout       47         4.3. GPIO Pinout Overview       57         4.4. Opamp Pinout Overview       57         4.5. BGA120 Package       59         5. PCB Layout and Soldering       60         5.1. Recommended PCB Layout       60         5.2. Soldering Information       62         6.1. Chip Marking, Revision and Errata       63         6.1. Chip Marking       63         6.2. Revision       63         6.3. Errata       63         7.4. Revision 1.21       64         7.3. Revision 0.90       64         7.4. Revision 0.90       64         7.5. Revision 0.90 <td>3.7. Flash</td> <td>14</td>	3.7. Flash	14
3.9. Oscillators       22         3.10. Analog Digital Converter (ADC)       26         3.11. Digital Analog Converter (DAC)       36         3.12. Operational Amplifier (OPAMP)       37         3.13. Analog Comparator (ACMP)       41         3.14. Voltage Comparator (ACMP)       43         3.15. I2C       43         3.16. USART SPI       45         3.17. Digital Peripherals       46         4. Pinout and Package       47         4.1. Pinout       47         4.2. Alternate Functionality Pinout       57         4.3. GPIO Pinout Overview       57         4.4. Opamp Pinout Overview       58         4.5. BGA120 Package       59         5. PCB Layout and Soldering       600         5.1. Recommended PCB Layout       60         5.2. Soldering Information       62         6.1. Chip Marking       63         6.2. Revision 1.20       64         7.1. Revision 1.21       64         7.3. Revision 1.20       64         7.3. Revision 0.90       64         7.3. Revision 0.91       64         7.3. Revision 0.92       65         7.6. Revision 0.90       64         7.5. Revision 0.90       64	3.8. General Purpose Input Output	15
3.10. Analog Digital Converter (DAC)       26         3.11. Digital Analog Converter (DAC)       36         3.12. Operational Amplifier (OPAMP)       37         3.13. Analog Comparator (ACMP)       41         3.14. Voltage Comparator (VCMP)       43         3.15. I2C       43         3.16. USART SPI       45         3.17. Digital Peripherals       46         4. Pinout and Package       47         4.1. Pinout       47         4.2. Alternate Functionality Pinout       57         4.4. Opamp Pinout Overview       57         4.5. BGA120 Package       59         5. PCB Layout and Soldering       60         5.1. Recommended PCB Layout       60         5.2. Soldering Information       62         6.2. Revision and Errata       63         6.3. Errata       63         6.4. Revision 1.21       64         7.1. Revision 1.21       64         7.2. Revision 1.20       64         7.3. Revision 1.21       64         7.4. Revision 1.21       64         7.5. Revision 0.92       65         7.6. Revision 0.92       65         7.6. Revision 0.92       65         7.6. Revision 0.92       65 <td>3.9 Oscillators</td> <td>22</td>	3.9 Oscillators	22
3.11. Digital Analog Converter (DAC)       36         3.12. Operational Amplifier (OPAMP)       37         3.13. Analog Comparator (ACMP)       41         3.14. Voltage Comparator (VCMP)       43         3.15. I2C       43         3.16. USART SPI       45         3.17. Digital Peripherals       46         4. Pinout and Package       47         4.1 Pinout       47         4.2. Alternate Functionality Pinout       51         4.3. GPIO Pinout Overview       57         4.4. Opamp Pinout Overview       58         4.5. BGA120 Package       59         5. PCB Layout and Soldering       60         5.1. Recommended PCB Layout       60         5.2. Soldering Information       62         6.1. Chip Marking       63         6.3. Errata       63         7. Revision 1.21       64         7.1. Revision 1.21       64         7.3. Revision 1.20       64         7.4. Revision 1.20       64         7.5. Revision 1.21       64         7.6. Revision 1.21       64         7.7. Revision 1.20       64         7.8. Revision 1.20       64         7.6. Revision 0.90       65 <td< td=""><td>3.10 Analog Digital Converter (ADC)</td><td>26</td></td<>	3.10 Analog Digital Converter (ADC)	26
3.12. Operational Åmplifier (OPAMP)       37         3.13. Analog Comparator (ACMP)       41         3.14. Voltage Comparator (VCMP)       43         3.15. I2C       43         3.16. USART SPI       45         3.17. Digital Peripherals       46         4. Pinout and Package       47         4.1. Pinout       47         4.2. Alternate Functionality Pinout       51         4.3. GPIO Pinout Overview       51         4.4. Opamp Pinout Overview       57         4.4. Opamp Pinout Overview       58         4.5. BGA120 Package       59         5. PCB Layout and Soldering       60         5.1. Recommended PCB Layout       60         5.2. Soldering Information       62         6.2. Revision and Errata       63         6.3. Errata       63         6.3. Errata       63         6.3. Errata       64         7.1. Revision 1.20       64         7.2. Revision 1.20       64         7.3. Revision 1.10       64         7.4. Revision 0.90       65         A. Disclaimer and Trademarks       66         A.1. Disclaimer       66         A.2. Trademark Information       66 <td>3 11 Digital Analog Converter (DAC)</td> <td>36</td>	3 11 Digital Analog Converter (DAC)	36
3.13. Analog Comparator (ACMP)       41         3.14. Voltage Comparator (VCMP)       43         3.15. I2C       43         3.16. USART SPI       45         3.17. Digital Peripherals       46         4. Pinout and Package       47         4.1. Pinout       47         4.2. Alternate Functionality Pinout       47         4.3. GPIO Pinout Overview       57         4.4. Opamp Pinout Overview       57         4.5. BGA120 Package       59         5. PCB Layout and Soldering       60         5.1. Recommended PCB Layout       60         5.2. Soldering Information       62         6. Chip Marking, Revision and Errata       63         6.3. Errata       63         7. Revision 1.21       64         7.1. Revision 1.10       64         7.4. Revision 1.10       64         7.5. Revision 0.90       65         7.6. Revision 0.90       65         7.6. Revision 0.92       65         7.6. Revision	3.12 Operational Amplifier (OPAMP)	37
3.14. Voltage Comparator (VCMP)       43         3.15. I2C       43         3.16. USART SPI       45         3.17. Digital Peripherals       46         4. Pinout and Package       47         4.1. Pinout       47         4.2. Alternate Functionality Pinout       51         4.3. GPIO Pinout Overview       57         4.4. Opamp Pinout Overview       57         4.4. Opamp Pinout Overview       58         4.5. BGA120 Package       59         5. PCB Layout and Soldering       60         5.1. Recommended PCB Layout       60         5.1. Recommended PCB Layout       62         6. Chip Marking, Revision and Errata       63         6.1. Chip Marking       63         6.2. Revision History       64         7.1. Revision 1.21       64         7.2. Revision 1.00       64         7.3. Revision 1.00       64         7.4. Revision 0.90       65         7.6. R	3.13 Analog Comparator (ACMP)	<u>4</u> 1
3.15. I2C       43         3.16. USART SPI       45         3.17. Digital Peripherals       46         4. Pinout and Package       47         4.1. Pinout       47         4.2. Alternate Functionality Pinout       47         4.3. GPIO Pinout Overview       51         4.3. GPIO Pinout Overview       57         4.4. Opamp Pinout Overview       58         4.5. BGA120 Package       59         5. PCB Layout and Soldering       60         5.1. Recommended PCB Layout       60         5.2. Soldering Information       62         6. Chip Marking, Revision and Errata       63         6.1. Chip Marking, Revision and Errata       63         6.2. Revision History       64         7.1. Revision 1.20       64         7.2. Revision 1.20       64         7.4. Revision 1.10       64         7.4. Revision 1.00       64         7.4. Revision 1.00       64         7.4. Revision 0.90       65         7.6. Revision 0.90       65	3.14 Voltage Comparator (VCMP)	43
3.16. USART SPI       45         3.17. Digital Peripherals       46         4. Pinout and Package       47         4.1. Pinout       47         4.2. Alternate Functionality Pinout       51         4.3. GPIO Pinout Overview       57         4.4. Opamp Pinout Overview       57         4.5. BGA120 Package       59         5. PCB Layout and Soldering       60         5.1. Recommended PCB Layout       60         5.2. Soldering Information       62         6. Chip Marking, Revision and Errata       63         6.1. Chip Marking       63         6.2. Revision 1.20       64         7.1. Revision 1.21       64         7.2. Revision 1.20       64         7.3. Revision 1.20       64         7.4. Revision 1.10       64         7.5. Revision 0.90       65         7.6. Revision 0.90 <td>3.15 IC</td> <td>13</td>	3.15 IC	13
3.17. Digital Peripherals       46         4. Pinout and Package       47         4.1. Pinout       47         4.2. Alternate Functionality Pinout       51         4.3. GPIO Pinout Overview       57         4.4. Opamp Pinout Overview       57         4.5. BGA120 Package       59         5. PCB Layout and Soldering       60         5.1. Recommended PCB Layout       60         5.2. Soldering Information       62         6. Chip Marking, Revision and Errata       63         6.1. Chip Marking       63         6.2. Revision       63         6.3. Errata       63         7. Revision 1.20       64         7.2. Revision 1.20       64         7.3. Revision 1.10       64         7.4. Revision 0.92       65         7.6. Revision 0.92       65         7.6. Revision 0.92       65         7.6. Revision 0.90       65         7.6. Revision 0.90 <td< td=""><td></td><td></td></td<>		
4. Pinout and Package       47         4.1. Pinout       47         4.2. Alternate Functionality Pinout       51         4.3. GPIO Pinout Overview       57         4.4. Opamp Pinout Overview       58         4.5. BGA120 Package       59         5. PCB Layout and Soldering       60         5.1. Recommended PCB Layout       60         5.2. Soldering Information       62         6. Chip Marking, Revision and Errata       63         6.1. Chip Marking       63         6.2. Revision       63         6.3. Errata       63         7. Revision 1.21       64         7.1. Revision 1.21       64         7.2. Revision 1.10       64         7.3. Revision 1.10       64         7.4. Revision 1.00       64         7.5. Revision 0.92       65         7.6. Revision 0.92       65         7.6. Revision 0.92       65         7.6. Revision 0.90       65 <td>3.17 Diana Parinherals</td> <td>45</td>	3.17 Diana Parinherals	45
4.1. Pinout       47         4.2. Alternate Functionality Pinout       51         4.3. GPIO Pinout Overview       57         4.4. Opamp Pinout Overview       58         4.5. BGA120 Package       59         5. PCB Layout and Soldering       60         5.1. Recommended PCB Layout       60         5.2. Soldering Information       62         6. Chip Marking, Revision and Errata       63         6.1. Chip Marking       63         6.2. Revision       63         6.3. Errata       63         7. Revision 1.21       64         7.1. Revision 1.21       64         7.2. Revision 1.20       64         7.3. Revision 1.20       64         7.4. Revision 1.00       64         7.5. Revision 0.92       65         7.6. Revision 0.90       65         A. Disclaimer and Trademarks       66         A.1. Disclaimer       66         A.2. Trademark Information       67	A Disput and Daskago	40
4.2. Alternate Functionality Pinout       51         4.3. GPIO Pinout Overview       57         4.4. Opamp Pinout Overview       58         4.5. BGA120 Package       59         5. PCB Layout and Soldering       60         5.1. Recommended PCB Layout       60         5.2. Soldering Information       62         6. Chip Marking, Revision and Errata       63         6.1. Chip Marking       63         6.2. Revision       63         6.3. Errata       63         7. Revision History       64         7.1. Revision 1.21       64         7.2. Revision 1.20       64         7.3. Revision 1.10       64         7.4. Revision 1.00       64         7.5. Revision 0.92       65         7.6. Revision 0.92       65         7.6. Revision 0.90       65         A. Disclaimer and Trademarks       66         A.1. Disclaimer       66         A.2. Trademark Information       66         B. Contact Information       67		
4.3. GPIO Pinout Overview       57         4.4. Opamp Pinout Overview       58         4.5. BGA120 Package       59         5. PCB Layout and Soldering       60         5.1. Recommended PCB Layout       60         5.2. Soldering Information       62         6. Chip Marking, Revision and Errata       63         6.1. Chip Marking       63         6.2. Revision       63         6.3. Errata       63         7. Revision History       64         7.1. Revision 1.21       64         7.2. Revision 1.20       64         7.3. Revision 1.10       64         7.4. Revision 1.00       64         7.5. Revision 0.92       65         7.6. Revision 0.90       65         A. Disclaimer and Trademarks       66         A.1. Disclaimer       66         A.2. Trademark Information       66         B. Contact Information       67	4.1. Fillout	41 51
4.4. Opamp Pinout Overview       58         4.5. BGA120 Package       59         5. PCB Layout and Soldering       60         5.1. Recommended PCB Layout       60         5.2. Soldering Information       62         6. Chip Marking, Revision and Errata       63         6.1. Chip Marking       63         6.2. Revision       63         6.3. Errata       63         7. Revision History       64         7.1. Revision 1.21       64         7.2. Revision 1.20       64         7.3. Revision 1.10       64         7.4. Revision 0.92       65         7.6. Revision 0.90       65         A. Disclaimer and Trademarks       66     <	4.2. Alternate Functionality Fillout	57
4.5. BGA120 Package       59         5. PCB Layout and Soldering       60         5.1. Recommended PCB Layout       60         5.2. Soldering Information       62         6. Chip Marking, Revision and Errata       63         6.1. Chip Marking       63         6.2. Revision       63         6.3. Errata       63         7. Revision 1.story       64         7.1. Revision 1.21       64         7.2. Revision 1.20       64         7.3. Revision 1.10       64         7.4. Revision 1.00       64         7.5. Revision 0.92       65         7.6. Revision 0.92       65         7.6. Revision 0.92       65         7.6. Revision 0.90       65         A. Disclaimer and Trademarks       66         A.1. Disclaimer       66         A.2. Trademark Information       66         B. Contact Information       67	4.3. GPIO FINOU OVEIVIEW	57
5. PCB Layout and Soldering       60         5.1. Recommended PCB Layout       60         5.2. Soldering Information       62         6. Chip Marking, Revision and Errata       63         6.1. Chip Marking       63         6.2. Revision       63         6.3. Errata       63         7. Revision History       63         7. Revision 1.21       64         7.2. Revision 1.20       64         7.3. Revision 1.10       64         7.4. Revision 1.00       64         7.5. Revision 0.92       65         7.6. Revision 0.92       65         7.6. Revision 0.90       65         A. Disclaimer and Trademarks       66         A.1. Disclaimer       66         B. Contact Information       67		
5.1. Recommended PCB Layout       60         5.2. Soldering Information       62         6. Chip Marking, Revision and Errata       63         6.1. Chip Marking       63         6.2. Revision       63         6.3. Errata       63         7. Revision History       64         7.1. Revision 1.21       64         7.2. Revision 1.20       64         7.3. Revision 1.10       64         7.4. Revision 1.00       64         7.5. Revision 0.92       65         7.6. Revision 0.90       65         A. Disclaimer and Trademarks       66         A.1. Disclaimer       66         B. Contact Information       67		
5.2. Soldering Information       62         6. Chip Marking, Revision and Errata       63         6.1. Chip Marking       63         6.2. Revision       63         6.3. Errata       63         7. Revision History       64         7.1. Revision 1.21       64         7.2. Revision 1.20       64         7.3. Revision 1.20       64         7.4. Revision 1.00       64         7.5. Revision 0.92       65         7.6. Revision 0.92       65         7.6. Revision 0.90       65         A. Disclaimer and Trademarks       66         A.1. Disclaimer       66         B. Contact Information       67	5. PCB Layout and Soldering	60
6. Chip Marking, Revision and Errata       63         6.1. Chip Marking       63         6.2. Revision       63         6.3. Errata       63         7. Revision History       64         7.1. Revision 1.21       64         7.2. Revision 1.20       64         7.3. Revision 1.10       64         7.4. Revision 1.00       64         7.5. Revision 0.92       65         7.6. Revision 0.90       65         A. Disclaimer and Trademarks       66         A.1. Disclaimer       66         A.2. Trademark Information       66	5.1. Recommended PCB Layout	60
6.1. Chip Marking       63         6.2. Revision       63         6.3. Errata       63         7. Revision History       64         7.1. Revision 1.21       64         7.2. Revision 1.20       64         7.3. Revision 1.10       64         7.4. Revision 1.00       64         7.5. Revision 0.92       65         7.6. Revision 0.92       65         7.6. Revision 0.90       65         A. Disclaimer and Trademarks       66         A.1. Disclaimer       66         A.2. Trademark Information       66         B. Contact Information       67	5.2. Soldering Information	62
6.2. Revision       63         6.3. Errata       63         7. Revision History       64         7.1. Revision 1.21       64         7.2. Revision 1.20       64         7.3. Revision 1.10       64         7.4. Revision 1.00       64         7.5. Revision 0.92       65         7.6. Revision 0.90       65         A. Disclaimer and Trademarks       66         A.1. Disclaimer       66         A.2. Trademark Information       66         B. Contact Information       67	6. Chip Marking, Revision and Errata	63
6.3. Errata       63         7. Revision History       64         7.1. Revision 1.21       64         7.2. Revision 1.20       64         7.3. Revision 1.10       64         7.4. Revision 1.00       64         7.5. Revision 0.92       65         7.6. Revision 0.90       65         A. Disclaimer and Trademarks       66         A.1. Disclaimer       66         A.2. Trademark Information       66         B. Contact Information       67	6.1. Chip Marking	63
7. Revision History       64         7.1. Revision 1.21       64         7.2. Revision 1.20       64         7.3. Revision 1.10       64         7.4. Revision 1.00       64         7.5. Revision 0.92       65         7.6. Revision 0.90       65         A. Disclaimer and Trademarks       66         A.1. Disclaimer       66         A.2. Trademark Information       66         B. Contact Information       67		
7.1. Revision 1.21       64         7.2. Revision 1.20       64         7.3. Revision 1.10       64         7.4. Revision 1.00       64         7.5. Revision 0.92       65         7.6. Revision 0.90       65         A. Disclaimer and Trademarks       66         A.1. Disclaimer       66         A.2. Trademark Information       66         B. Contact Information       67		
7.2. Revision 1.20       64         7.3. Revision 1.10       64         7.4. Revision 1.00       64         7.5. Revision 0.92       65         7.6. Revision 0.90       65         A. Disclaimer and Trademarks       66         A.1. Disclaimer       66         A.2. Trademark Information       66         B. Contact Information       67		
7.3. Revision 1.10       64         7.4. Revision 1.00       64         7.5. Revision 0.92       65         7.6. Revision 0.90       65         A. Disclaimer and Trademarks       66         A.1. Disclaimer       66         A.2. Trademark Information       66         B. Contact Information       67	7.1. Revision 1.21	64
7.4. Revision 1.00       64         7.5. Revision 0.92       65         7.6. Revision 0.90       65         A. Disclaimer and Trademarks       66         A.1. Disclaimer       66         A.2. Trademark Information       66         B. Contact Information       67		
7.5. Revision 0.92       65         7.6. Revision 0.90       65         A. Disclaimer and Trademarks       66         A.1. Disclaimer       66         A.2. Trademark Information       66         B. Contact Information       67	7.3. Revision 1.10	64
7.6. Revision 0.90       65         A. Disclaimer and Trademarks       66         A.1. Disclaimer       66         A.2. Trademark Information       66         B. Contact Information       67		
A. Disclaimer and Trademarks       66         A.1. Disclaimer       66         A.2. Trademark Information       66         B. Contact Information       67	7.5. Revision 0.92	65
A.1. Disclaimer       66         A.2. Trademark Information       66         B. Contact Information       67	7.6. Revision 0.90	65
A.2. Trademark Information		
B. Contact Information	A.1. Disclaimer	66
	A.2. Trademark Information	66
В.1	B.1	67

# List of Figures

2.1. Block Diagram	. 3
2.2. EFM32LG395 Memory Map with largest RAM and Flash sizes	9
3.1. Typical Low-Level Output Current, 2V Supply Voltage	16
3.2. Typical High-Level Output Current, 2V Supply Voltage	
3.3. Typical Low-Level Output Current, 3V Supply Voltage	
3.4. Typical High-Level Output Current, 3V Supply Voltage	
3.5. Typical Low-Level Output Current, 3.8V Supply Voltage	
3.6. Typical High-Level Output Current, 3.8V Supply Voltage	
3.7. Calibrated LFRCO Frequency vs Temperature and Supply Voltage	24
3.8. Calibrated HFRCO 11 MHz Band Frequency vs Supply Voltage and Temperature	
3.9. Calibrated HFRCO 14 MHz Band Frequency vs Supply Voltage and Temperature	
3.10. Calibrated HFRCO 21 MHz Band Frequency vs Supply Voltage and Temperature	
3.11. Calibrated HFRCO 28 MHz Band Frequency vs Supply Voltage and Temperature	
3.12. Integral Non-Linearity (INL)	
3.13. Differential Non-Linearity (DNL)	
3.14. ADC Frequency Spectrum, Vdd = 3V, Temp = 25°C	32
3.15. ADC Integral Linearity Error vs Code, Vdd = 3V, Temp = 25°C	
3.16. ADC Differential Linearity Error vs Code, Vdd = 3V, Temp = 25°C	
3.17. ADC Absolute Offset, Common Mode = Vdd /2	35
3.18. ADC Dynamic Performance vs Temperature for all ADC References, Vdd = 3V	
3.19. ADC Temperature sensor readout	
3.20. OPAMP Common Mode Rejection Ratio	
3.21. OPAMP Positive Power Supply Rejection Ratio	
3.22. OPAMP Negative Power Supply Rejection Ratio	40
3.23. OPAMP Voltage Noise Spectral Density (Unity Gain) V <sub>out</sub> =1V	40
3.24. OPAMP Voltage Noise Spectral Density (Non-Unity Gain)	40
3.25. ACMP Characteristics, Vdd = 3V, Temp = 25°C, FULLBIAS = 0, HALFBIAS = 1	
3.26. SPI Master Timing	
3.27. SPI Slave Timing	
4.1. EFM32LG395 Pinout (top view, not to scale)	
4.2. Opamp Pinout	
4.3. BGA120	
5.1. BGA120 PCB Land Pattern	
5.2. BGA120 PCB Solder Mask	
5.3. BGA120 PCB Stencil Design	
6.1. Example Chip Marking	63

## **List of Tables**

1.1. Ordering Information	2
2.1. Configuration Summary	7
3.1. Absolute Maximum Ratings	10
3.2. General Operating Conditions	10
3.3. Environmental	11
3.4. Current Consumption	12
3.5. Energy Modes Transitions	
3.6. Power Management	13
3.7. Flash	14
3.8. GPIO	15
3.9. LFXO	22
3.10. HFXO	
3.11. LFRCO	23
3.12. HFRCO	
3.13. ULFRCO	26
3.14. ADC	26
3.15. DAC	
3.16. OPAMP	37
3.17. ACMP	41
3.18. VCMP	
3.19. I2C Standard-mode (Sm)	
	44
3.21. I2C Fast-mode Plus (Fm+)	44
3.22. SPI Master Timing	
3.23. SPI Slave Timing	
3.24. Digital Peripherals	
4.1. Device Pinout	
4.2. Alternate functionality overview	
4.3. GPIO Pinout	
5.1. BGA120 PCB Land Pattern Dimensions (Dimensions in mm)	
5.2. BGA120 PCB Solder Mask Dimensions (Dimensions in mm)	
5.3. BGA120 PCB Stencil Design Dimensions (Dimensions in mm)	62



# List of Equations

3.1. Total ACMP Active Current			
	31	Total ACMP Active Current	41
3.2 VCMP Trigger Level as a Function of Level Setting 43			
	32	VCMP Trigger Level as a Function of Level Setting	43

# siabs com











