

November 1983 Revised April 2002

CD4051BC • CD4052BC • CD4053BC Single 8-Channel Analog Multiplexer/Demultiplexer • **Dual 4-Channel Analog Multiplexer/Demultiplexer • Triple 2-Channel Analog Multiplexer/Demultiplexer**

General Description

The CD4051BC, CD4052BC, and CD4053BC analog multiplexers/demultiplexers are digitally controlled analog switches having low "ON" impedance and very low "OFF" leakage currents. Control of analog signals up to 15V_{p-p} can be achieved by digital signal amplitudes of 3-15V. For example, if $V_{DD} = 5V$, $V_{SS} = 0V$ and $V_{EE} = -5V$, analog signals from -5V to +5V can be controlled by digital inputs of 0-5V. The multiplexer circuits dissipate extremely low quiescent power over the full $V_{DD}-V_{SS}$ and $V_{DD}-V_{EE}$ supply voltage ranges, independent of the logic state of the control signals. When a logical "1" is present at the inhibit input terminal all channels are "OFF".

CD4051BC is a single 8-channel multiplexer having three binary control inputs. A, B, and C, and an inhibit input. The three binary signals select 1 of 8 channels to be turned "ON" and connect the input to the output.

CD4052BC is a differential 4-channel multiplexer having two binary control inputs, A and B, and an inhibit input. The two binary input signals select 1 or 4 pairs of channels to be turned on and connect the differential analog inputs to the differential outputs.

CD4053BC is a triple 2-channel multiplexer having three separate digital control inputs, A, B, and C, and an inhibit input. Each control input selects one of a pair of channels which are connected in a single-pole double-throw configuration.

Features

- Wide range of digital and analog signal levels: digital 3 - 15V, analog to 15V_{p-p}
- Low "ON" resistance: 80Ω (typ.) over entire $15V_{p-p}$ signal-input range for $V_{DD} - V_{EE} = 15V$
- High "OFF" resistance: channel leakage of ± 10 pA (typ.) at $V_{DD} - V_{EE} = 10V$
- Logic level conversion for digital addressing signals of $3 - 15V (V_{DD} - V_{SS} = 3 - 15V)$ to switch analog signals to 15 $V_{p-p} (V_{DD} - V_{EE} = 15V)$
- Matched switch characteristics: $\Delta R_{\mbox{\scriptsize ON}} = 5\Omega$ (typ.) for $\mbox{\scriptsize V}_{\mbox{\scriptsize DD}} - \mbox{\scriptsize V}_{\mbox{\scriptsize EE}} = 15\mbox{\scriptsize V}$
- Very low quiescent power dissipation under all digital-control input and supply conditions: 1 μ W (typ.) at $V_{DD} - V_{SS} = V_{DD} - V_{EE} = 10 V$
- Binary address decoding on chip

Ordering Code:

Order Number	Package Number	Package Description
CD4051BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4051BCSJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
CD4051BCMTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
CD4051BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
CD4052BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4052BCSJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
CD4052BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
CD4053BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4053BCSJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
CD4053BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


© 2002 Fairchild Semiconductor Corporation

DS005662


Connection Diagrams

Pin Assignments for DIP and SOIC






CD4053BC



Truth Table

	INPUT	STATES	"ON" CHANNELS				
INHIBIT	С	В	Α	CD4051B	051B CD4052B CI		
0	0	0	0	0	0X, 0Y	cx, bx, ax	
0	0	0	1	1	1X, 1Y	cx, bx, ay	
0	0	1	0	2	2X, 2Y	cx, by, ax	
0	0	1	1	3	3X, 3Y	cx, by, ay	
0	1	0	0	4		cy, bx, ax	
0	1	0	1	5		cy, bx, ay	
0	1	1	0	6		cy, by, ax	
0	1	1	1	7		cy, by, ay	
1	*	*	*	NONE	NONE	NONE	

*Don't Care condition.



Absolute Maximum Ratings(Note 1)

DC Supply Voltage (V_{DD}) $-0.5~\mathrm{V}_\mathrm{DC}$ to +18 V_DC Input Voltage (V_{IN}) $-0.5~V_{DC}$ to V_{DD} +0.5 V_{DC}

Storage Temperature

-65°C to +150°C Range (T_S)

Power Dissipation (P_D)

Dual-In-Line 700 mW Small Outline 500 mW

Lead Temperature (T_L)

(soldering, 10 seconds) 260°C

Recommended Operating Conditions

DC Supply Voltage (V_{DD}) +5 V_{DC} to +15 V_{DC} Input Voltage (V_{IN}) 0V to $V_{DD} \ V_{DC}$

Operating Temperature Range (T_A)

CD4051BC/CD4052BC/CD4053BC -55°C to +125°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The Electrical Characteristics tables provide conditions

for actual device operation.

DC Electrical Characteristics (Note 2)

Symbol	Parameter	Conditions		–55°C			+ 25 °		125°C		
Cyllibol	rarameter			Min	Max	Min	Тур	Max	Min	Max	Unit
Control A	, B, C and Inhibit										
I _{IN}	Input Current	V _{IN} = 0V	$V_{EE} = 0V$		-0.1		-10 ⁻⁵	-0.1		-1.0	μА
		V _{IN} = 15V	V _{EE} = 0V		0.1		10 ⁻⁵	0.1		1.0	
I_{DD}	Quiescent Device Current	$V_{DD} = 5V$			5			5		150	
		$V_{DD} = 10V$			10			10		300	μΑ
		$V_{DD} = 15V$			20			20		600	
Signal Inp	puts (V _{IS}) and Outputs (V _{OS})	1									
R _{ON}	"ON" Resistance (Peak	$R_L = 10 \text{ k}\Omega$	$V_{DD} = 2.5V$,								
	for $V_{EE} \le V_{IS} \le V_{DD}$)	(any channel	$V_{EE} = -2.5V$		800		270	1050		1300	Ω
		selected)	or $V_{DD} = 5V$,		800		270	1030		1300	22
			$V_{EE} = 0V$								
			$V_{DD} = 5V$,								
			$V_{EE} = -5V$		0.40		400	400			
			or V _{DD} = 10V,		310		120	400		550	Ω
			$V_{EE} = 0V$								
			$V_{DD} = 7.5V$,								
			$V_{EE} = -7.5V$								
			or V _{DD} = 15V,		200		80	240		320	Ω
			V _{EE} = 0V								
ΔR _{ON}	Δ "ON" Resistance	$R_1 = 10 \text{ k}\Omega$	$V_{DD} = 2.5V$,								
OIT	Between Any Two	(any channel	$V_{EE} = -2.5V$								
	Channels	selected)	or $V_{DD} = 5V$,				10				Ω
		,	$V_{EE} = 0V$								
			V _{DD} = 5V								
			$V_{EE} = -5V$								
			or V _{DD} = 10V,				10				Ω
			$V_{FF} = 0V$								
			$V_{DD} = 7.5V$								
			$V_{EE} = -7.5V$								
			or V _{DD} = 15V,				5				Ω
			$V_{EE} = 0V$								
	"OFF" Channel Leakage	V _{DD} =7.5V,	V _{EE} =-7.5V								
	Current, any channel "OFF"	O/I=±7.5V, I/O			±50		±0.01	±50		±500	nA
	"OFF" Channel Leakage	Inhibit = 7.5V	CD4051		±200		±0.08	±200		±2000	+, (
	Current, all channels	$V_{DD} = 7.5V$	22-1001				0.00	-200			
	"OFF" (Common	$V_{DD} = 7.5V$, $V_{EE} = -7.5V$,	D4052		±200		±0.04	±200		±2000	nA
	OUT/IN)	$V_{EE} = -7.5 \text{ V},$ $O/I = 0 \text{ V}$	D+032		1200		±0.04	±200		12000	11/4
	OU I/IN)	$I/O = \pm 7.5V$	CD4053		±200		+0.02	±200		±2000	
		1/U = ±1.5V	GD4053		±200		±0.02	±200		±2000	

CD4051BC • CD4052BC • CD4053BC

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	–55°C		+25°			125°C		Units
Cynnbon	i arameter	Conditions	Min	Max	Min	Тур	Max	Min	Max	Units
Control In	puts A, B, C and Inhibit									
V _{IL}	LOW Level Input Voltage	$V_{EE} = V_{SS} R_L = 1 k\Omega$ to V_{SS}								
		I _{IS} <2 μA on all OFF Channels								
		$V_{IS} = V_{DD}$ thru 1 k Ω								
		$V_{DD} = 5V$		1.5			1.5		1.5	
		$V_{DD} = 10V$		3.0			3.0		3.0	V
		$V_{DD} = 15V$		4.0			4.0		4.0	
V _{IH}	HIGH Level Input Voltage	V _{DD} = 5	3.5		3.5			3.5		
		V _{DD} = 10	7		7			7		V
		V _{DD} = 15	11		11			11		

Note 2: All voltages measured with respect to V_{SS} unless otherwise specified.

Symbol	Parameter	Conditions	V _{DD}	Min	Тур	Max	Units
t _{PZH,}	Propagation Delay Time from	$V_{EE} = V_{SS} = 0V$	5V		600	1200	
t _{PZL}	Inhibit to Signal Output	$R_L = 1 k\Omega$	10V		225	450	ns
	(channel turning on)	C _L = 50 pF	15V		160	320	
t _{PHZ.}	Propagation Delay Time from	$V_{EE} = V_{SS} = 0V$	5V		210	420	
t _{PLZ}	Inhibit to Signal Output	$R_L = 1 k\Omega$	10V		100	200	ns
	(channel turning off)	C _L = 50 pF	15V		75	150	
C _{IN}	Input Capacitance						
	Control input				5	7.5	pF
	Signal Input (IN/OUT)				10	15	
C _{OUT}	Output Capacitance						
	(common OUT/IN)						
	CD4051		10V		30		
	CD4052	$V_{EE} = V_{SS} = 0V$	10V		15		pF
	CD4053		10V		8		
C _{IOS}	Feedthrough Capacitance				0.2		pF
C _{PD}	Power Dissipation Capacitance						
	CD4051				110		
	CD4052				140		pF
	CD4053				70		
Signal Inpu	its (V _{IS}) and Outputs (V _{OS})						•
	Sine Wave Response	$R_L = 10 \text{ k}\Omega$					
	(Distortion)	f _{IS} = 1 kHz	10V		0.04		%
		$V_{IS} = 5 V_{p-p}$					
		$V_{EE} = V_{SI} = 0V$					
	Frequency Response, Channel	$R_L = 1 \text{ k}\Omega, V_{EE} = 0V, V_{IS} = 5V_{p-p},$	10V		40		MHz
	"ON" (Sine Wave Input)	$20 \log_{10} V_{OS}/V_{IS} = -3 \text{ dB}$					
	Feedthrough, Channel "OFF"	$R_L = 1 \text{ k}\Omega, V_{EE} = V_{SS} = 0V, V_{IS} = 5V_{p-p},$	10V		10		MHz
		20 $log_{10} V_{OS}/V_{IS} = -40 dB$ $R_L = 1 k\Omega, V_{EE} = V_{SS} = 0V, V_{IS}(A) = 5V_{p-p}$					
	Crosstalk Between Any Two	$R_L = 1 \text{ k}\Omega, V_{EE} = V_{SS} = 0V, V_{IS}(A) = 5V_{p-p}$	10V		3		MHz
	Channels (frequency at 40 dB)	$20 \log_{10} V_{OS}(B)/V_{IS}(A) = -40 \text{ dB (Note 4)}$					
t _{PHL}	Propagation Delay Signal	$V_{EE} = V_{SS} = 0V$	5V		25	55	
t _{PLH}	Input to Signal Output	C _L = 50 pF	10V		15	35	ns
			15V		10	25	
Control Inp	outs, A, B, C and Inhibit						•
	Control Input to Signal	$V_{EE} = V_{SS} = 0V$, $R_L = 10 \text{ k}\Omega$ at both ends					
	Crosstalk	of channel.	10V		65		mV (peak
		Input Square Wave Amplitude = 10V					
t _{PHL,}	Propagation Delay Time from	$V_{EE} = V_{SS} = 0V$	5V		500	1000	
t _{PLH}	Address to Signal Output	C _L = 50 pF	10V		180	360	ns
	(channels "ON" or "OFF")		15V		120	240	İ

(channels "ON" or "OFF")

Note 3: AC Parameters are guaranteed by DC correlated testing.

Note 4: A, B are two arbitrary channels with A turned "ON" and B "OFF".


Special Considerations

In certain applications the external load-resistor current may include both V_{DD} and signal-line components. To avoid drawing V_{DD} current when switch current flows into IN/OUT pin, the voltage drop across the bidirectional


switch must not exceed 0.6V at $T_A \le 25^{\circ}C$, or 0.4V at $T_A > 25^{\circ}C$ (calculated from R_{ON} values shown). No V_{DD} current will flow through R_L if the switch current flows into OUT/IN pin.

Typical Performance Characteristics


"ON" Resistance vs Signal Voltage for $T_A=25^{\circ}\text{C}$




"ON" Resistance as a Function of Temperature for V_{DD} - V_{EE} = 10V





"ON" Resistance as a Function of Temperature for $V_{DD}-V_{EE}=15V$




"ON" Resistance as a Function of Temperature for $V_{DD} - V_{EE} = 5V$










11



N16E (REV F)

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.7800.090 (18.80 - 19.81)(2.286)15 14 13 12 11 10 INDEX AREA 0.250 ± 0.010 (6.350 ± 0.254) PIN NO. 1 PIN NO. 1 1 2 3 4 5 6 7 8 2 IDENT IDENT OPTION 01 OPTION 02 0.065 0.130 ± 0.005 0.060 4° TYP 0.300 - 0.320(1.651) (3.302 ± 0.127) (1.524)OPTIONAL $\overline{(7.620 - 8.128)}$ 0.145 - 0.200 (3.683 - 5.080)959±50 $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 0.020 0.280 (0.508)0.125 - 0.150(7.112) 0.030 ± 0.015 (3.175 - 3.810)MIN (0.762 ± 0.381) 0.014 - 0.023 0.100 ± 0.010 (0.325 +0.040 -0.015 (0.356 - 0.584) (2.540 ± 0.254)

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

 0.050 ± 0.010

 (1.270 ± 0.254) TYP

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

TYP

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

(8.255 **+**1.016 **-**0.381

ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative