AD7574* Product Page Quick Links

Last Content Update: 11/01/2016

Comparable Parts

View a parametric search of comparable parts

Documentation <a>□

Application Notes

• AN-293: AD7574 Analog to Microprocessor Interface

Data Sheet

• AD7574: CMOS μP -Compatible 8-Bit ADC Scanned Data Sheet

Reference Materials

Technical Articles

• MS-2210: Designing Power Supplies for High Speed ADC

Design Resources <a>□

- AD7574 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

Discussions <a>□

View all AD7574 EngineerZone Discussions

Sample and Buy -

Visit the product page to see pricing options

Technical Support -

Submit a technical question or find your regional support number

^{*} This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet. Note: Dynamic changes to the content on this page does not constitute a change to the revision number of the product data sheet. This content may be frequently modified.

AD7574—SPECIFICATIONS

 $\textbf{DC SPECIFICATIONS} \text{ ($V_{DD} = +5$V$, $V_{REF} = -10$V$, Unipolar Configuration, $R_{CLK} = 180$kΩ, $C_{CLK} = 100$pF, unless otherwise noted) }$

| | Limits | | | Conditions/Comments | |
|--|--|-------------------|----------------|---|--|
| Parameter | $T_{A} = +25^{\circ}C \mid T_{\min}, T_{\max}^{1}$ | | Units | | |
| ACCURACY | | | | | |
| Resolution | 8 | 8 | Bits | | |
| Relative Accuracy Error | | | | | |
| J, A, S Versions | ±3/4 | ±3/4 | LSB max | Relative Accuracy and Differential Nonlinearity are measured | |
| K, B, T Versions | ± 1/2 | ±1/2 | LSB max | dynamically using the external clock circuit of Figure 7b. | |
| Differential Nonlinearity | | | | Clock frequency is 500kHz (conversion time 15µs). | |
| J, A, S Versions | ±7/8 | ±7/8 | LSB max | (| |
| K, B, T Versions | ±3/4 | ±3/4 | LSB max | | |
| | -514 | = 3/4 | LOD Max | Full Scale Error is measured after calibrating out offset error. So | |
| Full Scale Error (Gain Error) | ±5 | ±6.5 | LSB max | Figure 8a and associated calibration procedure for offset. Max F | |
| J, A, S Versions | | | | | |
| K, B, T Versions | ±3 | ±4.5 | LSB max | Scale change from $+25^{\circ}$ C to T_{\min} or T_{\max} is $\pm 2LSB$. | |
| Offset Error ² | | | | 2500 T T 1 120 T | |
| J, A, S Versions | ±60 | ±80 | mV max | Maximum Offset change from $+25^{\circ}$ C to T_{\min} or T_{\max} is ± 20 mV | |
| K, B, T Versions | ±30 | ±50 | mV max | | |
| Mismatch Between B _{OFS} (Pin 3) | | | | | |
| and A _{IN} (Pin 4) Resistances ³ | ±1.5 | ±1.5 | % max | | |
| ANALOG INPUTS | | | | | |
| Input Resistance | | | | | |
| At V _{REF} (Pin 2) | 5/10/15 | 5/10/15 | kΩ min/typ/max | | |
| At B _{OFS} (Pin 3) | 10/20/30 | 10/20/30 | kΩ min/typ/max | | |
| At A _{IN} (Pin 4) | 10/20/30 | 10/20/30 | kΩ min/typ/max | | |
| V _{REF} (for Specified Performance) | -10 | -10 | V | ±5% for specified transfer accuracy. | |
| | -5 to -15 | -5 to -15 | ľ | Degraded transfer accuracy. | |
| V _{REF} Range ⁴ | -3 10 -13 | -3 10 -13 | * | Degraded transfer accuracy. | |
| Nominal Analog Input Range | 0 1 | lasz I | 1, | | |
| Unipolar Mode | 0 to + | | V | • | |
| Bipolar Mode | $- V_{REF} $ to | V_{REF} | V | | |
| LOGIC INPUTS | | | | | |
| RD (Pin 15), CS (Pin 16) | | | | | |
| VINH Logic HIGH Input Voltage | +3.0 | +3.0 | V min | | |
| V _{INI.} Logic LOW input Voltage | +0.8 | +0.8 | V max | | |
| I _{IN} Input Current | 1 | 10 | μA max | $V_{IN} = 0V, V_{DD}$ | |
| C _{IN} Input Capacitance ⁵ | 5 | 5 | pF max | - IIA DD | |
| CLK (Pin 17) | | - | P1 111111 | | |
| | +3.0 | +3.0 | V min | | |
| V _{INH} Logic HIGH Input Voltage | 1 | | | | |
| V _{INL} Logic LOW Input Voltage | +0.4 | +0.4 | V max | D in Committee V | |
| I _{INH} Logic HIGH Input Current | +2 | +2 | mA max | During Conversion: $V_{IN(CLK)} \ge V_{INH(CLK)}$ | |
| I _{INL} Logic LOW Input Current | 1 | 10 | μA max | During Conversion $V_{IN(CLK)} \le V_{INL(CLK)}$ | |
| | | | | (see circuit of Figure 7b if external clock operation is required). | |
| LOGIC OUTPUTS | | | | | |
| BUSY (Pin 14), DB ₇ to DB ₀ (Pins 6–13) | 1 | 1 | | | |
| V _{OH} Output HIGH Voltage | +4.0 | +4.0 | V min | $I_{SOURCE} = 40\mu A$ | |
| V _{OL} Output LOW Voltage | +0.4 | +0.8 | V max | I _{SINK} = 1.6mA | |
| | 1 | 10 | μA max | $V_{OUT} = 0V \text{ or } V_{DD}$ | |
| I _{LKG} DB ₇ to DB ₀ Floating Stage Leakage | * | 10 | pri max | OUT - OT OT VDD | |
| Floating State Output Capacitance | - | - | _E | • | |
| $(DB_7 \text{ to } DB_0)^5$ | 7 | 7 Dimanus 06 | pF max | Con Eliminar Co. On 100 and Sh. Ob. 10b | |
| Output Code | Unipol | lar Binary, Off | set Binary | See Figures 8a, 9a, 10a, and 8b, 9b, 10b. | |
| POWER REQUIREMENTS | | | | | |
| V_{DD} | +5 | +5 | V | ±5% for specified performance. | |
| I _{DD} (STANDBY) | 5 | 5 | mA max | $A_{IN} = 0V$, ADC in RESET condition. | |
| I _{REF} | V _{REF} divid | ed by 5kΩ | max | Conversion complete, prior to RESET. | |
| NOTES | REF | | L | | |

CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



¹Temperature ranges as follows: J, K, Versions, 0°C to +70°C; A, B, Versions, -25°C to +85°C; S, T Versions; -55°C to +125°C.

²Typical offset temperature coefficient is $\pm 150 \mu V/^{\circ}C$.

³R_{BOFS}/R_{AIN} mismatch causes transfer function rotation about positive Full Scale. The effect is an offset and a gain term when using the circuit of Figure 9a.

⁴Typical value, not guaranteed or subject to test.

⁵Guaranteed but not tested.

Specifications subject to change without notice.

AC SPECIFICATIONS ($V_{DD} = +5V$, $C_{CLK} = 100$ pF, $R_{CLK} = 180$ k Ω unless otherwise noted)

| | | Limit at | Limit at | Limit at | <u> </u> |
|---------------------------|--|----------------------|--------------------------|-----------------|--------------------------------|
| Symbol | Specification | $T_A = +25^{\circ}C$ | $T_A = T_{min}$ | $T_A = T_{max}$ | Conditions |
| | RFACE MODE (See Figure 1 and Table I) | -A | -A -min | -A -max | |
| t _{CS} | CS Pulse Width Requirement | 100ns min | 150ns min | 150ns min | |
| twscs | RD to CS Setup Time | 0 min | 0 min | 0 min | |
| | CS to BUSY Propagation Delay | 90ns typ | 70ns typ | 150ns typ | |
| T _{CBPD} | CO to Boot Tropagation Belly | 120ns max | 120ns max | 180ns max | BUSY Load = 20pF |
| | | 120ns type | 100ns typ | 180ns typ | |
| | | 150ns max | 150ns max | 200ns max | BUSY Load = 100pF |
| t _{BSR} | BUSY to RD Setup Time | 0 min | 0 min | 0 min | |
| t _{BSCS} | BUSY to CS Setup Time | 0 min | 0 min | 0 min | |
| t _{RAD} | Data Access Time | 120ns typ | 100ns typ | 180ns typ | |
| RAD | Duta Heccoo Time | 150ns max | 150ns max | 220ns max | DB_0-DB_7 Load = 100pF |
| | | 240ns typ | 220ns typ | 300ns typ | |
| | | 300ns max | 300ns max | 400ns max | $DB_0 - DB_7 Load = 100pF$ |
| t | Data Hold Time | 80ns typ | 40ns typ | 120ns typ | |
| t _{RHD} | Data Hold Time | 50ns min | 30ns min | 80ns min | |
| | | 120ns max | 80ns max | 180ns max | |
| • | CS to RD Hold Time | 250ns max | 200 ns max | 500ns max |] |
| t _{RHCS} | Reset Time Requirement | 3μs min | 3µs min | 3µs min | |
| RESET | Conversion Time | Jus mm | Jμs IIIII | jμs iiiii | |
| t _{CONVERT} | Using Internal Clock Oscillator | San T | । ypical Data of Figu | l re 70 | |
| • | Conversion Time | 366 1 | ypicai Data oi Figu | | $f_{CLK} = 500kHz$ |
| t _{CONVERT} | Using External Clock | 15µs | 15µs | 15µs | Circuit of Figure 7b |
| | 1 9 | 15μ3 | 15μ3 | 17μ3 | Circuit of Figure 70 |
| | MODE (See Figure 2 and Table II) | | | | |
| t _{rad} | Data Access Time | | ame as RAM Mode | | |
| t _{rhd} | Data Hold Time | | ame as RAM Mode | 1 | |
| t_{WBPD} | RD HIGH to BUSY | 400ns typ | 350ns typ | lμs typ | \overline{BUSY} Load = 20 pF |
| | Propagation Delay | 1.5μs | 1.0μs | 2.0μs | 1 |
| t _{bsr} | BUSY to RD LOW Setup Time | | prior to BUSY = | | ot |
| | | | til = BUSY HIGH. | | |
| t _{convert} | Conversion Time | | of Figure 7a. Add : | • | |
| | Using Internal Clock Oscillator | data shown in Fi | gure 7a for ROM N | iode | |
| SLOW - MEMORY I | NTERFACE MODE (See Figure 3 and Table II | I) | | | |
| t _{CBPD} | CS to BUSY Propagation Delay | Same as RAM Mode | | | |
| t _{reset} | Reset Time Requirement | S | ame as RAM Mode | | |
| t _{RAD} | Data Access Time | Same as RAM Mode | | | |
| t _{RHD} | Data Hold Time | S | ame as RAM Mode | | |
| t _{CONVERT} | Conversion Time | Same as RAM Mode | | | |
| ABSOLUTE MAXI | MIM PATINGS* | | | | ' |
| | | +7 ov Industr | ial (A, B Versions |) | −25°C to +85°C |
| | | | | | 55°C to +150°C |
| | | · , | | | 65°C to +150°C |
| | | , 'DD T 17T | • | | +300°CV |
| | e to D_{GND} (Pins 15 and 16)0.3V, + | 15.0° | ssipation (Package | • | |
| | ge to D_{GND} (Pins 6-14) | | (Suffix N) | , | • |
| | (Pin 17) to D_{GND} | , יטטיי, | • | | |
| | | _201 | | | |
| V _{BOFS} (Pin 3) | | | | | |
| V _{AIN} (Pin 4) | | | | | 450 **** |
| Operating Temperatu | | | | | |
| Commercial (J, K | Versions) 0°C to | +70°C Dera | te above +75°C by | 7 | |

^{*}Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to above maximum rating conditions for extended periods may affect device reliability.

TERMINOLOGY

RESOLUTION: Resolution is a measure of the *nominal* analog change required for a 1-bit change in the A/D converter's digital output. While normally expressed in a number of bits, the analog resolution of an n-bit unipolar A/D converter is $(2^{-n}) V_{REF}$). Thus, the AD7574, an 8-bit A/D converter, can resolve analog voltages as small as $(1/256) (V_{REF})$ when operated in a unipolar mode. When operated in a bipolar mode, the resolution is $(1/128) (V_{REF})$. Resolution does not imply accuracy. *Usable* resolution is limited by the differential nonlinearity of the A/D converter.

RELATIVE ACCURACY: Relative accuracy is the deviation of the ADC's actual code transition points from a straight line

drawn between the devices' measured zero and measured full scale transition points. Relative accuracy, therefore, is a measure of code *position*.

DIFFERENTIAL NONLINEARITY: Differential nonlinearity in an ADC is a measure of the size of an anlog voltage range associated with any digitial output code. As such, differential nonlinearity specifies code width (usable resolution). An ADC with a specified differential nonlinearity of $\pm n$ bits will exhibit codes ranging in width from 1LSB -n LSB to 1LSB +n LSB. A specified differential nonlinearity of less than ± 1 LSB guarantees no-missing-codes operation.

AD7574

TIMING & CONTROL OF THE AD7574

STATIC RAM INTERFACE MODE

Table I and Figure 1 show the truth table and timing requirements for AD7574 operation as a static RAM.

A convert start is initiated by executing a memory WRITE instruction to the address location occupied by the AD7574 (once conversion has started, subsequent memory WRITES have no effect). A data READ is performed by executing a memory READ instruction to the AD7574 address location.

BUSY must be HIGH before a data READ is attempted, i.e. the total delay between a convert start and a data READ must be at least as great as the AD7574 conversion time. The delay




Figure 1. Static RAM Mode Timing Diagram

can be generated by inserting NOP instructions (or other program instructions) between the WRITE (start convert) and READ (read data) operations. Once BUSY is HIGH (conversion complete), a data READ is performed by executing a memory READ instruction to the address location occupied by the AD7574. The data readout is destructive, i.e. when RD returns HIGH, the converter is internally reset.

The RAM interface mode uses distinctly different commands to start conversion (memory WRITE) or read the data (memory READ). This is in contrast to the ROM mode where a memory READ causes a data READ and a conversion restart.

Table I. Truth Table, Static RAM Mode

| AD7574 | INPUTS | AD7574 OUTPUTS | | |
|-----------|----------------|----------------|---------------|-----------------------------|
| <u>CS</u> | RD | BUSY | DB7-DB0 | AD7574 OPERATION |
| L | _н | Н | HIGH Z | WRITE CYCLE (START CONVERT) |
| ļ L . | <u>-</u> | H | HIGH Z → DATA | READ CYCLE (DATA READ) |
| L | | Н | DATA → HIGH Z | RESET CONVERTER |
| н | X ¹ | Х | HIGH Z | NOT SELECTED |
| L | н | L | HIGH Z | NO EFFECT, CONVERTER BUSY |
| L | | L | HIGH Z | NO EFFECT, CONVERTER BUSY |
| L | | L i | HIGH Z | NOT ALLOWED, CAUSES |
| | | | | INCORRECT CONVERSION |

Note 1: If RD goes LOW to HIGH when CS is LOW, the ADC is internally reset. RD has no effect while CS is HIGH. See application hint No. 1.

ROM INTERFACE MODE

Table II and Figure 2 show the truth table and timing requirements for interfacing the AD7574 like Read Only Memory.

 $\overline{\text{CS}}$ is held LOW and converter operation is controlled by the $\overline{\text{RD}}$ input. The AD7574 $\overline{\text{RD}}$ input is derived from the decoded device address. MEMRD should be used to enable the address decoder in 8080 systems. VMA should be used to enable the address decoder in 6800 systems. A data READ is initiated by executing a memory READ instruction to the AD7574 address location. The converter is automatically restarted when $\overline{\text{RD}}$




Figure 2. ROM Mode Timing Diagram (CS Held LOW)

returns HIGH. As in the RAM mode, attempting a data READ before BUSY is HIGH will result in incorrect data being read.

The advantage of the ROM mode is its simplicity. The major disadvantage is that the data obtained is relatively poorly defined in time inasmuch as executing a data READ automatically starts a new conversion. This problem can be overcome by executing two READs separated by NO-OPS (or other program instructions) and using only the data obtained from the second READ.

Table II. Truth Table, ROM Mode

| AD7574 | AD7574 INPUTS AD7574 OUTPUTS | | | |
|--------|------------------------------|--------|-----------------------------------|--|
| CS | RD | BUSY | DB ₇ - DB ₀ | AD7574 OPERATION |
| L L | ۲۲ | H 7 | HIGH Z → DATA DATA → HIGH Z | DATA READ RESET AND START NEW CONVERSION |
| L L | ۲۲ | L L | HIGH Z HIGH Z | NO EFFECT, CONVERTER BUSY NOT ALLOWED, CAUSES INCORRECT CONVERSION |

SLOW-MEMORY INTERFACE MODE

Table III and Figure 3 show the truth table and timing requirements for interfacing the AD7574 as a slow-memory. This mode is intended for use with processors which can be forced into a WAIT state for at least $12\mu s$ (such as the 8080, 8085 and SC/MP). The major advantage of this mode is that it allows the μP to start conversion, WAIT, and then READ data with a single READ instruction.

In the slow-memory mode, \overline{CS} and \overline{RD} are tied together. It is suggested that the system ALE signal (8085 system) or SYNC signal (8080 system) be used to latch the address. The decoded

device address is subsequently used to drive the AD7574 \overline{CS} and \overline{RD} inputs. \overline{BUSY} is connected to the microprocessor READY input.

When the AD7574 is NOT addressed, the \overline{CS} and \overline{RD} inputs are HIGH. Conversion is initiated by executing a memory READ to the AD7574 address. \overline{BUSY} subsequently goes LOW (forcing the μP READY input LOW) placing the μP in a WAIT state. When conversion is complete (\overline{BUSY} is HIGH) the μP completes the memory READ.

Do not attempt to perform a memory WRITE in this mode, since three - state bus conflicts will arise.




Figure 3. Slow Memory Mode Timing Diagram (CS and RD Tied Together)

Table III. Truth Table, Slow Memory Mode

| AD7574 INPUTS | AD7574 OUTPUTS | | |
|---------------|----------------|-----------------------------------|---|
| CS & RD | BUSY | DB ₇ - DB ₀ | AD7574 OPERATION |
| Н | Н | HIGH Z | NOT SELECTED |
| ~_ | H→L | HIGH Z | START CONVERSION |
| L | L | HIGH Z | CONVERSION IN PROGRESS, |
| L | - | HIGH Z → DATA | μΡ IN WAIT STATE CONVERSION COMPLETE, μΡ READS DATA |
| | Н | DATA → HIGH Z | CONVERTER RESET |
| н | Н | HIGH Z | AND DESELECTED NOT SELECTED |

GENERAL CIRCUIT INFORMATION

BASIC CIRCUIT DESCRIPTION

The AD7574 uses the successive approximations technique to provide an 8-bit parallel digital output. The control logic was designed to provide easy interface to most microprocessors. Most applications require only passive clock components (R & C), a -10V reference, and +5V power.




Figure 4. AD7574 Functional Diagram

Figure 4 shows the AD7574 functional diagram. Upon receipt of a start command either via the \overline{CS} or \overline{RD} pins, \overline{BUSY} goes low indicating conversion is in progress. Successive bits, starting with the most significant bit (MSB) are applied to the input of a DAC. The comparator determines whether the addition of each successive bit causes the DAC output to be greater than or less than the analog input, A_{IN} . If the sum of the DAC bits is less than A_{IN} , the trial bit is left ON, and the next smaller bit is tried. If the sum is greater than A_{IN} , the trial bit is turned OFF and the next smaller bit is tried.

Each successively smaller bit is tried and compared to A_{IN} in this manner until the least significant bit (LSB) decision has been made. At this time \overline{BUSY} goes HIGH (conversion is complete) indicating the successive approximation register contains a valid representation of the analog input. The \overline{RD} control (see the previous page for details) can then be exercised to activate the three-state buffers, placing data on the DB $_0$ – DB $_7$ data output pins. \overline{RD} returning HIGH causes the clock oscillator to run for 1 cycle, providing an internal ADC reset (i.e. the SAR is loaded with code 10000000).

DAC CIRCUIT DETAILS

The current weighting D/A converter is a precision multiplying DAC. Figure 5 shows the functional diagram of the DAC as used in the AD7574. It consists of a precision Silicon Chromium thin film R/2R ladder network and 8 N-channel MOSFET switches operated in single-pole-double-throw.

The currents in each 2R shunt arm are binarily weighted, i.e. the current in the MSB arm is V_{REF} divided by 2R, in the second arm is V_{REF} divided by 4R, etc. Depending on the DAC logic input (A/D output) from the successive approximation register, the current in the individual shunt arms is steered either to A_{GND} or to the comparator summing point.




Figure 5. D/A Converter As Used In AD7574

AD7574

OPERATING THE AD7574

APPLICATION HINTS

- 1. TIMING & CONTROL
 - In the AD7574 when a conversion is finished the fresh data must be read before a new conversion can be started. Failure to observe the timing restrictions of Figures 1, 2 or 3 may cause the AD7574 to change interface modes. For example, in the RAM mode, holding \overline{CS} LOW too long after \overline{RD} goes HIGH will cause a new convert start (i.e. the converter moved into the ROM mode).
- 2. LOGIC DEGLITCHING IN uP APPLICATIONS

 Unspecified states on the address bus (due to different rise and fall times on the address bus) can cause glitches at the AD7574 or RD terminals. These glitches can cause unwanted convert starts, reads, or resets. The best way to avoid glitches is to gate the address decoding logic with RD or WR (8080) or VMA (6800) when in the ROM or RAM mode. When in the slow-memory mode, the ALE (8085) or SYNC (8080) signal should be used to latch the address.
- 3. INPUT LOADING AT V_{REF}, A_{IN} AND B_{OFS}
 To prevent loading errors due to the finite input resistance at the V_{REF}, A_{IN} or B_{OFS} pins, low impedance driving sources must be used (i.e. op amp buffers or low output Z reference).
- RATIOMETRIC OPERATION
 Ratiometric performance is inherent to A/D converters such as the
 AD7574 which use a multiplying DAC weighting network. However,

- the user should recognize that comparator limitations such as offset voltage, input noise and gain will cause degradation of the transfer characteristics when operating with reference voltages less than -10V in magnitude.
- 5. OFFSET CORRECTION
 - Offset error in the transfer characteristic can be trimmed by offsetting the buffer amplifier which drives the AD7574 AIN pin (pin 4). This can be done either by summing a cancellation current into the amplifier's summing junction, or by tapping a voltage divider which sits between V_{DD} and V_{REF} and applying the tap voltage to the amplifier's positive input (an example of a resistive tap offset adjust is shown in Figure 10a where R₈, R₉ and R₁₀ can be used to offset the ADC).
- 6. ANALOG AND DIGITAL GROUND It is recommended that A_{GND} and D_{GND} be connected locally to prevent the possibility of injecting noise into the AD7574. In systems where the A_{GND}-D_{GND} intertie is not local, connect back-to-back diodes (IN914 or equivalent) between the AD7574 A_{GND} and D_{GND} pins.
- 7. INITIALIZATION AFTER POWER UP
 Execute a memory READ to the AD7574 address location, and subsequently ignore the data. The AD7574 is internally reset when reading out data, i.e. the data readout is destructive.

CLOCK OSCILLATOR

The AD7574 has an internal asynchronous clock oscillator which starts upon receipt of a convert start command, and ceases oscillating when conversion is complete.

The clock oscillator requires an external R and C as shown in Figure 6. Nominal conversion times versus R_{CLK} and C_{CLK} is shown in Figure 7a. The curves shown in Figure 7a are applicable when operating in the RAM or slow-memory interface modes. When operating in the ROM interface mode, add 2μ s to the typical conversion time values shown.

The AD7574 is guaranteed to provide transfer accuracy to published specifications for conversion times down to 15μ s, as indicated by the unshaded region of Figure 7a. Conversion times faster than 15μ s can cause transfer accuracy degradation.

OPERATION WITH EXTERNAL CLOCK

For applications requiring a conversion time close to or equal to 15μ s, an external clock is recommended. Using an external clock precludes the possibility of converting faster than 15μ s (which can cause transfer accuracy degradation) due to temperature drift — as may be the case when using the internal clock oscillator.

Figure 7b shows how the external clock must be connected. The \overline{BUSY} output of the AD7574 is connected to the three-state enable input of a 74125 three-state buffer. R_1 is used as a pullup, and can be between $6k\Omega$ and $100k\Omega$. A 500kHz clock will provide a conversion time of $15\mu s$.

The external clock should be used only in the static-RAM or slow-memory interface mode, and not in the ROM mode.

Timing constraints for external clock operation are as follows:

STATIC RAM MODE

- When initiating a conversion, CS should go LOW on a positive clock edge to provide optimum settling time for the MSB.
- 2. A data READ can be initiated any time after BUSY = 1.

SLOW-MEMORY MODE

1. When initiating a conversion, \overline{CS} and \overline{RD} should go LOW

on a positive clock edge to provide optimum settling time for the MSB.




Figure 6. Connecting R_{CLK} and C_{CLK} To CLK Oscillator




Figure 7a. Typical Conversion Time vs. Temperature For Different R_{CLK} and C_{CLK} (Applicable to RAM and Slow-Memory Modes. For ROM Mode add 2 μ s to values shown)




Figure 7b. External Clock Operation (Static RAM and Slow-Memory Mode)


UNIPOLAR BINARY OPERATION

Figures 8a and 8b show the analog circuit connections and typical transfer characteristic for unipolar operation. An AD584 is used as the -10V reference.

Calibration is as follows:

OFFSET

Offset must be trimmed out in the signal conditioning circuitry used to drive the signal input terminals shown in Figure 8a. An example of an offset trim is shown in Figure 10a, where R₈, R₉ and R₁₀ comprise a simple voltage tap which is applied to the amplifier's positive input.



Note 1: R₁ and R₂ can be omitted if gain trim is not required


Figure 8a. AD7574 Unipolar (OV to +10V) Operation (Output Code is Straight Binary)

- Apply -39.1mV (1 LSB) to the input of the buffer amplifier used to drive R₁ (i.e. +39.1mV at R₁).
- 2. While performing continuous conversions, adjust the offset potentiometer (described above) until DB₇-DB₁ are LOW and the LSB (DB₀) flickers.

GAIN (FULL SCALE)

Offset adjustment must be performed before gain adjustment.

- 1. Apply -9.961V to the input of the buffer amplifier used to drive R₁ (i.e. +9.961V at R₁).
- 2. While performing continuous conversions, adjust trim pot R₂ until DB₇ DB₁ are HIGH and the LSB (DB₀) flickers.



Note: Approximate bit weights are shown for illustration.

Nominal bit weight for a -10V reference is ≈ 39.1mV


Figure 8b. Nominal Transfer Characteristic For Unipolar Circuit of Figure 8a

BIPOLAR (OFFSET BINARY) OPERATION

Figures 9a and 9b illustrate the analog circuitry and transfer characteristic for bipolar operation. Output coding is offset binary. As in unipolar operation, offset correction can be performed at the buffer amplifier used to drive the signal input terminals of Figure 9a (Resistors R₈, R₉ and R₁₀ in Figure 10a show how offset trim can be done at the buffer amplifier).

Calibration is as follows:


- 1. Adjust R₆ and R₇ for minimum resistance across the potentiometers.
- 2. Apply +10.000V to the buffer amplifier used to drive the signal input (i.e. -10.000V at R_6).
- 3. While performing continuous conversions, trim R₆ or R₇ (whichever required) until DB₇-DB₁ are LOW and the LSB (DB₀) flickers.



Note 1: R₁ and R₂ can be omitted if gain trim is not required

Figure 9a. AD7574 Bipolar (-10V to +10V) Operation (Output Code is Offset Binary)

- 4. Apply 0V to the buffer amplifier used to drive the signal input terminals.
- 5. Doing continuous conversions, trim the offset circuit of the buffer amplifier until the ADC output code flickers between 01111111 and 10000000.
- 6. Apply +10.000V to the input of the buffer amplifier (i.e. -10.000V as applied to R₆).
- 7. Doing continuous conversions, trim R₂ until DB₇-DB₁ are LOW and the LSB (DB₀) flickers.
- 8. Apply -9.922V to the input of the buffer amplifier (i.e. +9.922V at the input side of R₆).
- 9. If the ADC output code is not 111111110 ±1 bit, repeat the calibration procedure.



Note: Approximate bit weights are shown for illustration. Nominal bit weight for $\pm\,10\rm V$ full scale is $\approx\,78.1\rm mV$

Figure 9b. Nominal Transfer Characteristic Around Major Carry for Bipolar Circuit of Figure 9a

AD7574

OPERATING THE AD7574

BIPOLAR (COMPLEMENTARY OFFSET BINARY) OPERATION

Figure 10a shows the analog connections for complementary offset binary operation. The typical transfer characteristic is shown in Figure 10b. In this bipolar mode, the ADC is fooled into believing it is operated in a unipolar mode - i.e. the +10V to -10V analog input is conditioned into a 0 to +10V signal range. R₂ is the gain adjust, while R₂ is the offset adjust.

Calibration is as follows (adjust offset before gain):

OFFSET

1. Apply OV to the analog input shown in Figure 10a.

Notes:


- 1. R₁ and R₂ can be omitted if gain trim is not required
- 2. R8, R9 and R10 can be omitted if offset trim is not required
- 3. $R_6 \|R_8\|R_{10} = 5k\Omega$. If R_8 , R_9 and R_{10} not used, make $R_6 = 5k\Omega$

Figure 10a. AD7574 Bipolar Operation (-10V to +10V) (Output Code is Complementary Offset Binary)

 While performing continuous conversions, adjust R9 until the converter output flickers between codes 01111111 and 10000000.

GAIN (FULL SCALE)

- 1. Apply -9.922V across the analog input terminals shown in Figure 10a.
- While performing continuous conversions, adjust R₂ until DB₇ - DB₁ are HIGH and the LSB (DB₀) flickers between HIGH and LOW.



Note: Approximate bit weights are shown for illustration. Nominal bit weight for $\pm 10V$ full scale is $\approx 78.1 \, mV$


Figure 10b. Nominal Transfer Characteristic Around Major Carry for Bipolar Circuit of Figure 10a

MECHANICAL INFORMATION

OUTLINE DIMENSIONS

Dimensions are shown in inches and (mm).


18 PIN PLASTIC DIP



Notes:

- Lead no.1 identified by dot or notch.
- 2. Dimensions in mm (in.).
- Leads are solder plated KOVAR or ALLOY 42.

18 PIN CERAMIC DIP



Notes:

- Lead no. 1 identified by dot or notch.
- Leads will be either gold or tin plated in accordance with MIL-M-38510 requirements.
- 3. Cavity lid is electrically isolated.